21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
Page 101
102
Page 102
103
Page 103
104
Page 104
105
Page 105
106
Page 106
107
Page 107
108
Page 108
109
Page 109
110
Page 110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 103/164:

Secondary Clock Outputs

Download datasheet (812Kb)Embed
PrevNext
11.0
Clocks
This chapter provides information about the 21150 clocks.
11.1
Primary and Secondary Clock Inputs
The 21150 implements a separate clock input for each PCI interface. The primary interface is
synchronized to the primary clock input, p_clk, and the secondary interface is synchronized to the
secondary clock input, s_clk.
The 21150 operates at a maximum frequency of 33 MHz, or 66 MHz if the 21150 is 66 MHz
capable. s_clk operates either at the same frequency or at half the frequency as p_clk.
The primary and secondary clock inputs must always maintain a synchronous relationship to each
other; that is, their edge relationships to each other are well defined. The maximum skew between
p_clk and s_clk rising edges is 7 ns, as is the maximum skew between p_clk and s_clk falling
edges. The minimum skew between p_clk and s_clk edges is 0 ns. The secondary clock edge must
never precede the primary clock edge.
primary and the secondary clock inputs.
Figure 21. p_clk and s_clk Relative Timing
11.2

Secondary Clock Outputs

The 21150 has 10 secondary clock outputs, s_clk_o<9:0>, that can be used as clock inputs for up to
nine external secondary bus devices and for the 21150 secondary clock input.
The s_clk_o outputs are derived from p_clk. The s_clk_o edges are delayed from p_clk edges by a
minimum of 0 ns and a maximum of 5 ns. The maximum skew between s_clk_o edges is 500 ps.
Therefore, to meet the p_clk and s_clk requirements stated in
delay is allowed for secondary clock etch returning to the device secondary clock inputs.
The rules for using secondary clocks are:
Each secondary clock output is limited to one load.
One of the secondary clock outputs must be used for the 21150 s_clk input.
Preliminary
Datasheet
Figure 21
illustrates the timing relationship between the
t
t
skew
skew
p_clk
s_clk
21150
LJ-04646.AI4
Section
11.1, no more than 2 ns of
95