21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 111/164:

Configuration Space Registers

Download datasheet (812Kb)Embed
PrevNext
15.0

Configuration Space Registers

This chapter provides a detailed description of the 21150 configuration space registers. The chapter
is divided into three sections:
configuration registers,
and
Section 15.3
describes the configuration register values after reset.
The 21150 configuration space uses the PCI-to-PCI bridge standard format specified in the PCI-to-
PCI Bridge Architecture Specification. The header type at configuration address 0Eh reads as 01h,
indicating that this device uses the PCI-to-PCI bridge format.
The 21150 also contains device-specific registers, starting at address 40h. Use of these registers is
not required for standard PCI-to-PCI bridge implementations.
The configuration space registers can be accessed only from the primary PCI bus. To access a
register, perform a Type 0 format configuration read or write operation to that register. During the
Type 0 address phase, p_ad<7:2> indicates the Dword offset of the register. During the data phase,
p_cbe_l<3:0> selects the bytes in the Dword that is being accessed.
Caution:
Software changes the configuration register values that affect 21150 behavior only during
initialization. Change these values subsequently only when both the primary and secondary PCI
buses are idle, and the data buffers are empty; otherwise, the behavior of the 21150 is
unpredictable.
Figure 22
shows a summary of the configuration space.
Preliminary
Datasheet
Section 15.1
describes the standard 21150 PCI-to-PCI bridge
Section 15.2
describes the 21150 device-specific configuration registers,
21150
103