21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 137/164

Download datasheet (812Kb)Embed
PrevNext
Dword Bit
5
Delayed write nondelivery
Delayed read—no data
6
from target
7
Reserved
15.2.5
gpio Output Data Register—Offset 65h
This section describes the gpio output data register.
Dword address = 64h
Byte enable p_cbe_l<3:0> = xx0xb
Dword Bit
GPIO output write-1-to-
11:8
clear
GPIO output write-1-to-
15:12
set
Preliminary
Datasheet
Name
R/W
Controls the 21150’s ability to assert p_serr_l
when it is unable to deliver delayed write data
after 2
When 0—Signal p_serr_l is asserted if this
event occurs and the SERR# enable bit in the
R/W
command register is set.
When 1—Signal p_serr_l is not asserted if this
event occurs.
Reset value: 0.
Controls the 21150’s ability to assert p_serr_l
when it is unable to transfer any read data from
the target after 2
When 0—Signal p_serr_l is asserted if this
event occurs and the SERR# enable bit in the
R/W
command register is set.
When 1—Signal p_serr_l is not asserted if this
event occurs.
Reset value: 0.
R
Reserved. Returns 0 when read.
Name
R/W
The gpio<3:0> pin output data write-1-to-clear.
Writing 1 to any of these bits drives the
corresponding bit low on the gpio<3:0> bus if it
is programmed as bidirectional. Data is driven
on the PCI clock cycle following completion of
the configuration write to this register. Bit
R/W1TC
positions corresponding to gpio pins that are
programmed as input only are not driven.
Writing 0 to these bits has no effect. When
read, reflects the last value written.
Reset value: 0.
The gpio<3:0> pin output data write-1-to-set.
Writing 1 to any of these bits drives the
corresponding bit high on the gpio<3:0> bus if
it is programmed as bidirectional. Data is
driven on the PCI clock cycle following
completion of the configuration write to this
R/W1TC
register. Bit positions corresponding to gpio
pins that are programmed as input only are not
driven. Writing 0 to these bits has no effect.
When read, reflects the last value written.
Reset value: 0.
21150
Description
24
attempts.
24
attempts.
Description
129