21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 138/164

Download datasheet (812Kb)Embed
PrevNext
21150
15.2.6
gpio Output Enable Control Register—Offset 66h
This section describes the gpio output enable control register.
Dword address = 64h
Byte enable p_cbe_l<3:0> = x0xxb
Dword Bit
GPIO output enable write-
19:16
1-to-clear
GPIO output enable write-
23:20
1-to-set
15.2.7
gpio Input Data Register—Offset 67h
This section describes the gpio input data register.
Dword address = 64h
Byte enable p_cbe_l<3:0> = 0xxxb
Dword Bit
27:24
Reserved
31:28
GPIO input
15.2.8
Secondary Clock Control Register—Offset 68h
This section describes the secondary clock control register.
Dword address = 68h
Byte enable p_cbe_l<3:0> = xx00b
130
Name
R/W
The gpio<3:0>output enable control write-1-to-
clear. Writing 1 to any of these bits configures
the corresponding gpio<3:0> pin as an input
only; that is, the output driver is tristated.
R/W1TC
Writing 0 to this register has no effect. When
read, reflects the last value written.
Reset value: 0 (all pins are input only).
The gpio<3:0> output enable control write-1-to-
set. Writing 1 to any of these bits configures
the corresponding gpio<3:0> pin as
bidirectional, that is, enables the output driver
and drives the value set in the output data
R/W1TS
register (65h). Writing 0 to this register has no
effect. When read, reflects the last value
written.
Reset value: 0 (all pins are input only).
Name
R/W
R
Reserved. Returns 0 when read.
This read-only register reads the state of the
gpio<3:0> pins. This state is updated on the
R
PCI clock cycle following a change in the gpio
pins.
Description
Description
Preliminary
Datasheet