21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 16/164

Download datasheet (812Kb)Embed
PrevNext
21150
2.1
Primary PCI Bus Interface Signals
Table 4
describes the primary PCI bus interface signals.
Table 4.
Primary PCI Bus Interface Signals (Sheet 1 of 3)
Signal Name
p_ad<31:0>
p_cbe_l<3:0>
p_par
p_frame_l
p_irdy_l
8
Type
Description
Primary PCI interface address/data. These signals are a
multiplexed address and data bus. During the address phase
or phases of a transaction, the initiator drives a physical
address on p_ad<31:0>. During the data phases of a
TS
transaction, the initiator drives write data, or the target drives
read data, on p_ad<31:0>. When the primary PCI bus is idle,
the 21150 drives p_ad to a valid logic level when p_gnt_l is
asserted.
Primary PCI interface command/byte enables. These signals
are a multiplexed command field and byte enable field. During
the address phase or phases of a transaction, the initiator
drives the transaction type on p_cbe_l<3:0>. When there are
two address phases, the first address phase carries the dual
TS
address command and the second address phase carries the
transaction type. For both read and write transactions, the
initiator drives byte enables on p_cbe_l<3:0> during the data
phases. When the primary PCI bus is idle, the 21150 drives
p_cbe_l to a valid logic level when p_gnt_l is asserted.
Primary PCI interface parity. Signal p_par carries the even
parity of the 36 bits of p_ad<31:0> and p_cbe_l<3:0> for both
address and data phases. Signal p_par is driven by the same
agent that has driven the address (for address parity) or the
data (for data parity). Signal p_par contains valid parity one
cycle after the address is valid (indicated by assertion of
p_frame_l, or one cycle after data is valid (indicated by
TS
assertion of p_irdy_l for write transactions and p_trdy_l for
read transactions). Signal p_par is driven by the device driving
read or write data one cycle after p_ad is driven. Signal p_par
is tristated one cycle after the p_ad lines are tristated. Devices
receiving data sample p_par as an input to check for possible
parity errors. When the primary PCI bus is idle, the 21150
drives p_par to a valid logic level when p_gnt_l is asserted
(one cycle after the p_ad bus is parked).
Primary PCI interface FRAME#. Signal p_frame_l is driven by
the initiator of a transaction to indicate the beginning and
duration of an access on the primary PCI bus. Signal
p_frame_l assertion (falling edge) indicates the beginning of a
PCI transaction. While p_frame_l remains asserted, data
STS
transfers can continue. The deassertion of p_frame_l indicates
the final data phase requested by the initiator. When the
primary PCI bus is idle, p_frame_l is driven to a deasserted
state for one cycle and then is sustained by an external pull-up
resistor.
Primary PCI interface IRDY#. Signal p_irdy_l is driven by the
initiator of a transaction to indicate the initiator’s ability to
complete the current data phase on the primary PCI bus.
During a write transaction, assertion of p_irdy_l indicates that
valid write data is being driven on the p_ad bus. During a read
STS
transaction, assertion of p_irdy_l indicates that the initiator is
able to accept read data for the current data phase. Once
asserted during a given data phase, p_irdy_l is not deasserted
until the data phase completes. When the primary bus is idle,
p_irdy_l is driven to a deasserted state for one cycle and then
is sustained by an external pull-up resistor.
Preliminary
Datasheet