21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 18/164

Download datasheet (812Kb)Embed
PrevNext
21150
Table 4.
Primary PCI Bus Interface Signals (Sheet 3 of 3)
Signal Name
p_perr_l
p_serr_l
p_req_l
p_gnt_l
10
Type
Description
Primary PCI interface PERR#. Signal p_perr_l is asserted
when a data parity error is detected for data received on the
primary interface. The timing of p_perr_l corresponds to p_par
driven one cycle earlier and p_ad and p_cbe_l driven two
STS
cycles earlier. Signal p_perr_l is asserted by the target during
write transactions, and by the initiator during read
transactions. When the primary bus is idle, p_perr_l is driven
to a deasserted state for one cycle and then is sustained by an
external pull-up resistor.
Primary PCI interface SERR#. Signal p_serr_l can be driven
low by any device on the primary bus to indicate a system
error condition. The 21150 can assert p_serr_l for the following
reasons:
• Address parity error
• Posted write data parity error on target bus
• Secondary bus s_serr_l assertion
OD
• Master abort during posted write transaction
• Target abort during posted write transaction
• Posted write transaction discarded
• Delayed write request discarded
• Delayed read request discarded
• Delayed transaction master timeout
Signal p_serr_l is pulled up through an external resistor.
Primary PCI bus REQ#. Signal p_req_l is asserted by the
21150 to indicate to the primary bus arbiter that it wants to
start a transaction on the primary bus. When the 21150
TS
receives a target retry or disconnect in response to initiating a
transaction, the 21150 deasserts p_req_l for at least two PCI
clock cycles before asserting it again.
Primary PCI bus GNT#. When asserted, p_gnt_lindicates to
the 21150 that access to the primary bus is granted. The
21150 can start a transaction on the primary bus when the bus
I
is idle and p_gnt_l is asserted. When the 21150 has not
requested use of the bus and p_gnt_l is asserted, the 21150
must drive p_ad, and p_par to valid logic levels.
Preliminary
Datasheet