21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 20/164

Download datasheet (812Kb)Embed
PrevNext
21150
Table 5.
Secondary PCI Bus Interface Signals (Sheet 2 of 3)
Signal Name
s_irdy_l
s_trdy_l
s_devsel_l
s_stop_l
12
Type
Description
Secondary PCI interface IRDY#. Signal s_irdy_l is driven by
the initiator of a transaction to indicate the initiator’s ability to
complete the current data phase on the secondary PCI bus.
During a write transaction, assertion of s_irdy_l indicates that
valid write data is being driven on the s_ad bus. During a read
STS
transaction, assertion of s_irdy_l indicates that the initiator is
able to accept read data for the current data phase. Once
asserted during a given data phase, s_irdy_l is not deasserted
until the data phase completes. When the secondary bus is
idle, s_irdy_l is driven to a deasserted state for one cycle and
then is sustained by an external pull-up resistor.
Secondary PCI interface TRDY. Signal s_trdy_l is driven by
the target of a transaction to indicate the target’s ability to
complete the current data phase on the secondary PCI bus.
During a write transaction, assertion of s_trdy_l indicates that
the target is able to accept write data for the current data
phase. During a read transaction, assertion of s_trdy_l
STS
indicates that the target is driving valid read data on the s_ad
bus. Once asserted during a given data phase, s_trdy_l is not
deasserted until the data phase completes. When the
secondary bus is idle, s_trdy_l is driven to a deasserted state
for one cycle and then is sustained by an external pull-up
resistor.
Secondary PCI interface DEVSEL#. Signal s_devsel_l is
asserted by the target, indicating that the device is accepting
the transaction. As a target, the 21150 performs positive
decoding on the address of a transaction initiated on the
secondary bus in order to determine whether to assert
STS
s_devsel_l. As an initiator of a transaction on the secondary
bus, the 21150 looks for the assertion of s_devsel_l within five
cycles of s_frame_l assertion; otherwise, the 21150 terminates
the transaction with a master abort. When the secondary bus
is idle, s_devsel_l is driven to a deasserted state for one cycle
and then is sustained by an external pull-up resistor.
Secondary PCI interface STOP#. Signal s_stop_l is driven by
the target of the current transaction, indicating that the target is
requesting the initiator to stop the current transaction on the
secondary bus.
• When s_stop_l is asserted in conjunction with s_trdy_l
and s_devsel_l assertion, a disconnect with data transfer
is being signaled.
• When s_stop_l and s_devsel_l are asserted, but s_trdy_l
STS
is deasserted, a target disconnect without data transfer is
being signaled. When this occurs on the first data phase,
that is, no data is transferred during the transaction, this is
referred to as a target retry.
• When s_stop_l is asserted and s_devsel_l is deasserted,
the target is signaling a target abort.
When the secondary bus is idle, s_stop_l is driven to a
deasserted state for one cycle and then is sustained by an
external pull-up resistor.
Preliminary
Datasheet