21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 24/164:

Miscellaneous Signals

Download datasheet (812Kb)Embed
PrevNext
21150
2.7

Miscellaneous Signals

Table 10
describes the miscellaneous signals.
Table 10. Miscellaneous Signals
Signal Name
msk_in
p_vio
s_vio
config66
p_m66ena
s_m66ena
16
Type
Description
Secondary clock disable serial input. This input-only signal is
used by the hardware mechanism to disable secondary clock
outputs. The serial stream is received by msk_in, starting
when p_rst is detected deasserted and s_rst_l is detected
I
asserted. This serial data is used for selectively disabling
secondary clock outputs and is shifted into the secondary
clock control configuration register. This input can be tied low
to enable all secondary clock outputs, or tied high to drive all
secondary clock outputs high.
Primary interface I/O voltage. This signal must be tied to either
3.3 V or 5 V, corresponding to the signaling environment of the
primary PCI bus as described in the PCI Local Bus
I
Specification, Revision 2.1 . When any device on the primary
PCI bus uses 5-V signaling levels, tie p_vio to 5 V. Signal
p_vio is tied to 3.3 V only when all the devices on the primary
bus use 3.3-V signaling levels.
Secondary interface I/O voltage. This signal must be tied to
either 3.3 V or 5 V, corresponding to the signaling environment
of the secondary PCI bus as described in the PCI Local Bus
I
Specification, Revision 2.1 . When any device on the
secondary PCI bus uses 5-V signaling levels, tie s_vio to 5 V.
Signal s_vio is tied to 3.3 V only when all the devices on the
secondary bus use 3.3-V signaling levels.
Configure 66 MHz operation. This input only pin is used to
specify if the 21150 is capable of running at 66 MHz. If the pin
I
is tied high, then the device can be run at 66 MHz. If the pin is
tied low, then the 21150 can only function under the 33 MHz
PCI specification.
Primary interface 66 MHz enable. This input-only signal pin is
used to designate the primary interface bus speed. This signal
should be pulled low for 33 MHz operation on the primary bus.
I
In this case, the s_m66ena pin will be driven low, forcing the
secondary interface to also run at 33 MHz. For 66 MHz
operation on the primary bus, this signal should be pulled high.
Secondary interface 66 MHz enable. This signal pin is used to
designate the secondary interface bus speed. If the primary
bus is operating at 33 MHz (i.e. if p_m66ena is low), then the
s_m66ena pin will be driven low by the 21150 forcing the
I/OD
secondary bus to operate at 33 MHz. If the primary bus is
operating at 66 MHz, then the s_m66ena pin is an input and
should be externally pulled high for the secondary bus to
operate at 66 MHz or low for the secondary bus to operate at
33 MHz.
Preliminary
Datasheet