21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 39/164

Download datasheet (812Kb)Embed
PrevNext
Figure 6. Flow-Through Posted Memory Write Transaction
CY0
Cycle
CY1
< 15ns >
p_clk
p_ad
Addr
p_cbe_l
7
p_frame_l
p_irdy_l
p_devsel_l
p_trdy_l
p_stop_l
s_clk
s_ad
s_cbe_l
s_frame_l
s_irdy_l
s_devsel_l
s_trdy_l
s_stop_l
The 21150 ends the transaction on the target bus when one of the following conditions is met:
All posted write data has been delivered to the target.
The target returns a target disconnect or target retry (the 21150 starts another transaction to
deliver the rest of the write data).
The target returns a target abort (the 21150 discards remaining write data).
The master latency timer expires, and the 21150 no longer has the target bus grant (the 21150
starts another transaction to deliver remaining write data).
Section 4.8.3.2
provides detailed information about how the 21150 responds to target termination
during posted write transactions.
Preliminary
Datasheet
CY2
CY4
CY6
CY8
CY3
CY5
CY7
CY9
Data
Data
Data
Data
Data
Data
Data
Byte Enables
Addr
Data
Data
Data
7
21150
CY10
CY12
CY14
CY16
CY11
CY13
CY15
CY17
Data
Data
Data
Data
Data
Data
Data
Data
Data
Data
Byte Enables
86%
LJ-04843.AI4
31