21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 5/164

Download datasheet (812Kb)Embed
PrevNext
9.2.3
Bus Parking ............................................................................................87
10.0
General-Purpose I/O Interface .........................................................................................89
10.1
gpio Control Registers.........................................................................................89
10.2
Secondary Clock Control.....................................................................................90
10.3
Live Insertion .......................................................................................................92
11.0
Clocks...............................................................................................................................95
11.1
Primary and Secondary Clock Inputs ..................................................................95
11.2
Secondary Clock Outputs....................................................................................95
11.3
Disabling Unused Secondary Clock Outputs ......................................................96
12.0
66-Mhz Operation.............................................................................................................97
13.0
PCI Power Management ..................................................................................................99
14.0
Reset ..............................................................................................................................101
14.1
Primary Interface Reset.....................................................................................101
14.2
Secondary Interface Reset................................................................................101
14.3
Chip Reset.........................................................................................................102
15.0
Configuration Space Registers.......................................................................................103
15.1
PCI-to-PCI Bridge Standard Configuration Registers .......................................105
15.1.1 Vendor ID Register—Offset 00h...........................................................105
15.1.2 Device ID Register—Offset 02h ...........................................................105
15.1.3 Primary Command Register—Offset 04h .............................................105
15.1.4 Primary Status Register—Offset 06h ...................................................107
15.1.5 Revision ID Register—Offset 08h ........................................................109
15.1.6 Programming Interface Register—Offset 09h ......................................109
15.1.7 Subclass Code Register—Offset 0Ah ..................................................109
15.1.8 Base Class Code Register—Offset 0Bh...............................................109
15.1.9 Cache Line Size Register—Offset 0Ch ................................................110
15.1.10 Primary Latency Timer Register—Offset 0Dh ......................................110
15.1.11 Header Type Register—Offset 0Eh......................................................110
15.1.12 Primary Bus Number Register—Offset 18h .........................................111
15.1.13 Secondary Bus Number Register—Offset 19h.....................................111
15.1.14 Subordinate Bus Number Register—Offset 1Ah ..................................111
15.1.15 Secondary Latency Timer Register—Offset 1Bh .................................112
15.1.16 I/O Base Address Register—Offset 1Ch ..............................................112
15.1.17 I/O Limit Address Register—Offset 1Dh...............................................113
15.1.18 Secondary Status Register—Offset 1Eh ..............................................113
15.1.19 Memory Base Address Register—Offset 20h ......................................115
15.1.20 Memory Limit Address Register—Offset 22h .......................................115
15.1.21 Prefetchable Memory Base Address Register—Offset 24h .................115
15.1.22 Prefetchable Memory Limit Address Register—Offset 26h ..................116
15.1.23 Prefetchable Memory Base Address Upper 32 Bits Register—
Offset 28h..........................................................................................................116
15.1.24 Prefetchable Memory Limit Address Upper 32 Bits Register—
Offset 2Ch .........................................................................................................117
15.1.25 I/O Base Address Upper 16 Bits Register—Offset 30h ........................117
15.1.26 I/O Limit Address Upper 16 Bits Register—Offset 32h ........................118
Preliminary
Datasheet
21150
v