21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 51/164:

Type Access to the

Download datasheet (812Kb)Embed
PrevNext
In addition to accepting configuration transactions for initialization of its own configuration space,
the 21150 also forwards configuration transactions for device initialization in hierarchical PCI
systems, as well as for special cycle generation.
To support hierarchical PCI bus systems, two types of configuration transactions are specified:
Type 0 and Type 1.
Type 0 configuration transactions are issued when the intended target resides on the same PCI bus
as the initiator. A Type 0 configuration transaction is identified by the configuration command and
the lowest 2 bits of the address set to 00b.
Type 1 configuration transactions are issued when the intended target resides on another PCI bus,
or when a special cycle is to be generated on another PCI bus. A Type 1 configuration command is
identified by the configuration command and the lowest 2 address bits set to 01b.
Figure 12
shows the address formats for Type 0 and Type 1 configuration transactions.
Figure 12. Configuration Transaction Address Formats
31
31
Reserved
The register number is found in both Type 0 and Type 1 formats and gives the Dword address of the
configuration register to be accessed. The function number is also included in both Type 0 and
Type 1 formats and indicates which function of a multifunction device is to be accessed. For single-
function devices, this value is not decoded. Type 1 configuration transaction addresses also include
a 5-bit field designating the device number that identifies the device on the target PCI bus that is to
be accessed. In addition, the bus number in Type 1 transactions specifies the PCI bus to which the
transaction is targeted.
4.7.1
Type 0 Access to the 21150
The 21150 configuration space is accessed by a Type 0 configuration transaction on the primary
interface. The 21150 configuration space cannot be accessed from the secondary bus. The 21150
responds to a Type 0 configuration transaction by asserting p_devsel_l when the following
conditions are met during the address phase:
The bus command is a configuration read or configuration write transaction.
Low 2 address bits p_ad<1:0> must be 00b.
Signal p_idsel must be asserted.
The function code is ignored because the 21150 is a single-function device.
Preliminary
Datasheet
11 10
Reserved
Func. No.
Type 0
24 23
16
15
11 10
Bus Number
Device Number Func. No.
Type 1
21150
08 07
02 01 00
Register No.
0 0
08 07
02 01 00
Register No.
0 1
LJ-04638.A14
43