Figure 13. Delayed Write Transaction Terminated with Master Abort
Note: When the 21150 performs a Type 1 to special cycle translation, a master abort is the expected
When a master abort is received in response to a posted write transaction, the 21150 discards the
posted write data and makes no more attempts to deliver the data. The 21150 sets the received
master abort bit in the status register when the master abort is received on the primary bus, or it sets
the received master abort bit in the secondary status register when the master abort is received on
the secondary interface.
When a master abort is detected in response to a posted write transaction, and the master abort
mode bit is set, the 21150 also asserts p_serr_l if enabled by the SERR# enable bit in the command
register and if not disabled by the device-specific p_serr_l disable bit for master abort during
posted write transactions (that is, master abort mode = 1; SERR# enable bit = 1; and p_serr_l
disable bit for master aborts = 0.)
termination for the special cycle on the target bus. In this case, the master abort received bit is not
set, and the Type 1 configuration transaction is disconnected after the first data phase.
< 15ns >