21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 

Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 63/164:

Address Decoding

Download datasheet (812Kb)Embed
PrevNext
5.0

Address Decoding

The 21150 uses three address ranges that control I/O and memory transaction forwarding. These
address ranges are defined by base and limit address registers in the 21150 configuration space.
This chapter describes these address ranges, as well as ISA-mode and VGA-addressing support.
5.1
Address Ranges
The 21150 uses the following address ranges that determine which I/O and memory transactions
are forwarded from the primary PCI bus to the secondary PCI bus, and from the secondary bus to
the primary bus:
One 32-bit I/O address range
One 32-bit memory-mapped I/O (nonprefetchable memory)
One 64-bit prefetchable memory address range
Transactions falling within these ranges are forwarded downstream from the primary PCI bus to
the secondary PCI bus. Transactions falling outside these ranges are forwarded upstream from the
secondary PCI bus to the primary PCI bus.
The 21150 uses a flat address space; that is, it does not perform any address translations. The
address space has no “gaps”—addresses that are not marked for downstream forwarding are
always forwarded upstream.
5.2
I/O Address Decoding
The 21150 uses the following mechanisms that are defined in the 21150 configuration space to
specify the I/O address space for downstream and upstream forwarding:
I/O base and limit address registers
The ISA enable bit
The VGA mode bit
The VGA snoop bit
This section provides information on the I/O address registers and ISA
information on the VGA modes.
To enable downstream forwarding of I/O transactions, the I/O enable bit must be set in the
command register in 21150 configuration space. If the I/O enable bit is not set, all I/O transactions
initiated on the primary bus are ignored. To enable upstream forwarding of I/O transactions, the
master enable bit must be set in the command register. If the master enable bit is not set, the 21150
ignores all I/O and memory transactions initiated on the secondary bus. Setting the master enable
bit also allows upstream forwarding of memory transactions.
Preliminary
Datasheet
21150
mode.Section 5.4
provides
55