21150-AB

Manufacturer Part Number21150-AB
DescriptionCommunications, Transparent PCI-to-PCI Bridge
ManufacturerIntel Corporation
21150-AB datasheet
 


Specifications of 21150-AB

CaseQFP  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
Page 91
92
Page 92
93
Page 93
94
Page 94
95
Page 95
96
Page 96
97
Page 97
98
Page 98
99
Page 99
100
Page 100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
Page 91/164

Download datasheet (812Kb)Embed
PrevNext
21150
When the last locked transaction is a posted write transaction, the 21150 deasserts s_lock_l on the
secondary bus at the end of the transaction because the lock was relinquished at the end of the write
transaction on the primary bus.
When the 21150 receives a target abort or a master abort in response to a locked delayed
transaction, the 21150 returns a target abort when the initiator repeats the locked transaction. The
initiator must then deassert p_lock_l at the end of the transaction. The 21150 sets the appropriate
status bits, flagging the abnormal target termination condition (see
Section
4.8). Normal
forwarding of unlocked posted and delayed transactions is resumed.
When the 21150 receives a target abort or a master abort in response to a locked posted write
transaction, the 21150 cannot pass back that status to the initiator. The 21150 asserts p_serr_l when
a target abort or a master abort is received during a locked posted write transaction, if the SERR#
enable bit is set in the command register. Signal p_serr_l is asserted for the master abort condition
if the master abort mode bit is set in the bridge control register (see
Section
7.4).
Preliminary
Datasheet
83