MTC-20144TQ-C AMI Semiconductor, MTC-20144TQ-C Datasheet
MTC-20144TQ-C
Available stocks
Related parts for MTC-20144TQ-C
MTC-20144TQ-C Summary of contents
Page 1
... Ordering Information Part number Package Temp MTC-20144TQ-I 64 pin TQFP -40 to +85°C MTC-20144TQ-C 64 pin TQFP 0 to +70°C Can also be ordered using kit number MTK-20140 General Description The MTC-20144 is a fourth generation Analog Front End (AFE) designed for DMT based ADSL (Asynchronous Digital Subscriber Line) modems compliant with ANSI T1 ...
Page 2
... VCOCAP pin). 2 MTC-20144 The Digital Interface The digital part of the MTC-20144 can be divided in 3 parts : The data interface converts the multiplexed data from/to the DMT signal processor into valid representation for the TX/TXE DAC and RX ADC ...
Page 3
... Pin Assignment Table 1 : Pinning Description MTC-20144 AFE Pin No Name Description Analog Interface 24 VRAP positive voltage reference ADC 25 VREF ground reference ADC 26 VRAN negative voltage reference ADC 29 N/C no connection 30 N/C no connection 31 TXP pre driver output 32 TXN pre driver output 38 AGND analog ground ( 1.65V=AVDD/2 ) ...
Page 4
... LNA supply 51 AVSS6 52 AVSS2 54 AVDD2 DAC and support circuit 58 AVDD1 XTAL oscillator supply voltage 61 AVSS1 62 DVSS2 MTC-20144 PCB Connection Power down input VDD in LT-mode RC-reset Echo Filter output Echo Filter output Echo Filter output Load=CL<30pF AVSS DVSS DVDD DVDD AVSS AVDD ...
Page 5
... See chapter ‘VCXO’ for the external circuit related to the VCXO. Fig. 2: MTC-20144 Grounding and Decoupling Networks Fig. 3: Package MTC-20144: 64-Pin TQFP MTC-20144 MTC-20144 grounding and decoupling networks 5 ...
Page 6
... Max RMS level 168 Vrms Min level 54 mVpdif Min RMS level 11 mVrms Table 3 : Total Signal Level (on the line) LT side Description RX Max level for receiver 4 Vpdif (Long line) MTC-20144 NT side TX RX 15.8Vpdif 3.95 Vpdif 3.16Vrms 791mVrms 3.95 Vpdif 42 mVpdif 791mVrms 8 mVrms NT side RX 4 ...
Page 7
... The POTS filter is used in both direction to reduce crosstalk between ADSL signals and POTS speech and signalling. Fig. 4: ATU-C AFE Schematics MTC-20144 (For detailed schematics request MTK-20140 reference design.) 7 Interface to MTC-20146 ...
Page 8
... The POTS filter is used in both direction to reduce crosstalk between ADSL signals and POTS speech and signalling. Fig. 5: ATU-R AFE Schematics MTC-20144 VCXO see fig 10 for full details 8 Interface to MTC-20146 ...
Page 9
... MTC-20144 RX PATH Speech Filter An external bidirectional LC filter for up and downstream POTS service splits out the speech signal to the analog telephone circuit on both the NT and LT sides of the line. The ADSL analog front end Integrated circuit does not contain any circuitry for the POTS service but guarantees that the ...
Page 10
... MHz Linearity of RX Linearity of the RX analog path is defined by the IM3 product of two sinusoidal signals with frequencies f1 and f2 and each with 0.5Vpd 10 MTC-20144 amplitude (total _1Vpd) at the output of the RX-AGC amplifier (i.e: before the ADC) for the case of minimal AGC setting. ...
Page 11
... Sampling rate : Maximum attenuation at 1.1 MHz : Latency : Power Supply Rejection The noise on the power supplies for the RX-path must be lower than the followings : < 50mVrms in band white noise for any AVDD. MTC-20144 500kHz 700kHz 400kHz 600kHz 59.5dB @300kHz 48.0dB @500kHz 48.0dB @600kHz 42.5dB @800kHz ...
Page 12
... MTC-20144 TX Path Transmitter spectral Response The two figures below show the ANSI spectral response mask for ATU_C and ATU_R transmitters Fig.7 : ATU_C PSD Mask Fig.8 : ATU_R PSD Mask AGC of TX Path (from filter output to TXO1 and TXO2) Input level (nominal) Ouput level (nominal) ...
Page 13
... ATU_C-TX Filter Same filter as ATU_R-RX. Its purpose is now is to remove image frequency of the transmitted signal according the ANSI definition. Value/Units 220 nV/Hz 1/2 1 Vpd 1 Vpd 4th order chebychef 138 KHz (f0) f0/1.23 -> 1.25* Value/Units < 34.5kHz < f < 138kHz < 34.5kHz < f < 138kHz 13 MTC-20144 1.5 Vpdif >500Ω <30pF ...
Page 14
... Linearity of the TX is defined by the IM3 product of two sinusoidal signals with frequencies f1 and f2 and each with 0.25Vpd amplitude (-6dB FS) at the output of the pre-driver for the case of a total AGC=0dB. MTC-20144 Value/Units 12bits 11bits <1LSB (out of 12bits) 1 Vpdif +- 5% 8.832MHz (or 4.416 in alternative mode) ...
Page 15
... Power Supply Rejection The noise on the power supplies for the TX-path must be lower than the followings : < 50mVrms in band white noise for AVDD. < 15mVrms in band white noise for Pre- driver AVDD . MTC-20144 500kHz 700kHz 400kHz 600kHz 59.5dB @300kHz 48.0dB @500kHz 45.0dB @600kHz 42 ...
Page 16
... VCXO A voltage controlled crystal oscillator driver is integrated in MTC-20144. Its nominal frequency is 35.328MHz. The quartz crystal is connected between the pins XTAL1 and XTAL2. The principle of the VCXO control is shown on the figure below. The information coming from the digital processor via the CTRLIN path is used to drive a 8 bits I-DAC which generate a control current ...
Page 17
... Digital Interface Control Interface The digital code setting for the MTC- 20144 configuration is sent over a serial line (CTRLIN) using the word clock (CLWD). The data burst is composed of 16 bits from which the first bit is used as start bit (’0’), the three LSBs being used to identify the data contained in the 12 remaining bits ...
Page 18
... TXE input selection: HC1 (“00”), SC1, TIN, AGND (“11”) reset value = 00b 2 bits for TX input selection: HC2 (“00”), SC2, TIN, AGND (“11”) reset value = 00b 1 bits for external filter tuning frequency (onLTNT) reset value = 0b ”111” Not used. Reserved. MTC-20144 18 b[9:7] b[6:4] b[3] b[14:7] b[14:3] b[14:11] ...
Page 19
... LSBs are ignored. Any signal exceeding these limits is clamped to the maximal value. with a maximal positive number and a most negative number The 2 LSBs are filled with ’0’. 19 MTC-20144 Data set up and hold time versus falling edge CLWD > 10nsec ...
Page 20
... MHz sampling (normal mode). The data are represented in 16 bits format, and transferred in groups of 4 bits (nibbles). The LSBs are transferred first. The MTC- 20144 generates a nibble clock (= master clock in normal mode, CLKNIB in OSR=2 mode) and word signals shared by the three interfaces ...
Page 21
... Symbol Parameter Description AVDD AVDD supply voltages, related to substrate DVDD DVDD supply voltages, related to substrate Vin, Vout Voltage at any input and output pin Ta Ambient Temperature - I version Ta Ambient Temperature - C version MTC-20144 Min Max -0,5 4.8 -0,5 VDD +0.5 -60 150 300 600 150 Min Max 3 ...
Page 22
... Parameter Description VOL Low level output voltage VOH High level output voltage Cload Load capacitance Dcycle Duty cycle IDDPD Supply current IDD Supply current MTC-20144 Min 0.2*DVDD 0.8*DVDD 1.0 Test conditions Min Iout=-4 mA .15*DVDD Iout= 4mA .85*DVDD Test conditions Min Iout=-4 mA ...
Page 23
... Fig.15: Package 64 Lead TQFP MTC-20144 23 ...
Page 24
... Tokyo, 150, Japan Taiwan Tel. +886 2 717 1255 Tel. +81 3 5424 8561 Fax +81 3 5424 8581 Fax +886 2 717 1250 MTC-20144 patents or other rights of third parties resulting from its use. No licence is granted under any patents or patent rights of Alcatel Microelectronics . Italy USA ...