RJ80530KZ933512

Manufacturer Part NumberRJ80530KZ933512
DescriptionLow Voltage Pentium III Processor with 512 kB L2 Cache
ManufacturerIntel Corporation
RJ80530KZ933512 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
Page 18/74:

BSEL0 BSEL1

Download datasheet (664Kb)Embed
PrevNext
®
®
LV Intel
Pentium
III Processor 512K
Figure 4. Single Ended Clock BSEL Circuit (133 MHz)
NC

BSEL0 BSEL1

Processor 1
3.3
Differential Host Bus Clocking Routing
LV Intel Pentium
III
drivers. When operating in differential clocking mode, the BCLK and BCLK#/CLKREF form a
differential pair of clock inputs. The differential pair of traces should be routed with special care
and using standard differential signaling techniques. Refer to the LV Intel
512K Dual Processor Platform Design Guide for more information.
The following sections contain the recommended topology and routing for differential clocking in
the LV Intel Pentium
3.3.1
Differential Clocking BSEL[1:0] Implementation
The System Bus Frequency Select Signals (BSEL[1:0]) are used to select the system bus frequency
for the host bus agents. Frequency selection is determined by the processor(s) and driven out to the
host bus clock generator. All system bus agents must operate at the same 133 MHz frequency. The
BSEL balls for the processor are open drain signals and rely on a 3.3 V pull-up resistor to set the
signal to a logic high level.
clocked system.
18
NC
NC
NC

BSEL0 BSEL1

Processor 0
processor 512K dual-processor platforms support differential host bus clock
processor 512K dual-processor platforms.
III
Figure 5
shows the recommended implementation for a differentially
3.3V
3.3V
1 K
1 K
5%
5%

BSEL0 BSEL1

Clock Driver
®
®
Pentium
Processor
III
Datasheet