RJ80530KZ933512

Manufacturer Part NumberRJ80530KZ933512
DescriptionLow Voltage Pentium III Processor with 512 kB L2 Cache
ManufacturerIntel Corporation
RJ80530KZ933512 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
Page 34/74:

TAP Signal AC Specifications

Download datasheet (664Kb)Embed
PrevNext
®
®
LV Intel
Pentium
III Processor 512K
Table 19. TAP Signal AC Specifications
Symbol
T30
TCK Frequency
T31
TCK Period
T32
TCK High Time
T33
TCK Low Time
T34
TCK Rise Time
T35
TCK Fall Time
T36
TRST# Pulse Width
T37
TDI, TMS Setup Time
T38
TDI, TMS Hold Time
T39
TDO Valid Delay
T40
TDO Float Delay
T41
All Non-Test Outputs Valid Delay
T42
All Non-Test Outputs Float Delay
T43
All Non-Test Inputs Setup Time
T44
All Non-Test Inputs Hold Time
NOTES:
1. All AC timings for TAP signals are referenced to the TCK rising edge at 1.0 V. All TAP and CMOS signals are
referenced at 1.0 V.
2. Not 100% tested. Specified by design/characterization.
3. 1 ns can be added to the maximum TCK rise and fall times for every 1 MHz below 16 MHz.
4. Referenced to TCK rising edge
5. Referenced to TCK falling edge
6. Valid delay timing for this signal is specified into 150
system timings these specifications must be derated for external capacitance at 105 ps/pF.
7. Non-Test Outputs and Inputs are the normal output or input signals (except TCK, TRST#, TDI, TDO, and
TMS). These timings correspond to the response of these signals due to boundary scan operations.
8. During Debug Port operation use the normal specified timings rather than the TAP signal timings.
9. Measured when the TCK signal voltage level is at or above V
10.Measured when the TCK signal voltage level is at or below V
11. Measured from V
12.Measured from V
34
Parameter
Min
Max
16.67
60
25.0
25.0
5.0
5.0
40.0
5.0
14.0
1.0
10.0
25.0
2.0
25.0
25.0
5.0
13.0
terminated to 1.5 V and 0 pF of external load. For real
- 0.2 V to V
+ 0.2 V
CMOS_REF
CMOS_REF
+ 0.2 V to V
- 0.2 V
CMOS_REF
CMOS_REF
1
Unit
Figure
Notes
MHz
ns
10
ns
10
2,
9
ns
10
2,
10
ns
10
2, 3,
11
ns
10
2, 3,
12
ns
18
2
ns
17
4
ns
17
4
ns
17
5,
6
ns
17
2, 5,
6
ns
17
5, 7,
8
ns
17
2, 5, 7,
8
ns
17
4, 7,
8
ns
17
4, 7,
8
+ 0.2 V.
CMOS_REF
- 0.2 V.
CMOS_REF
Datasheet