AT32UC3C0512CAU

Manufacturer Part NumberAT32UC3C0512CAU
ManufacturerAtmel Corporation
AT32UC3C0512CAU datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of AT32UC3C0512CAU

Flash (kbytes)512 KbytesPin Count144
Max. Operating Frequency66 MHzCpu32-bit AVR
# Of Touch Channels32Hardware Qtouch AcquisitionNo
Max I/o Pins123Ext Interrupts144
Usb Transceiver1Quadrature Decoder Channels2
Usb SpeedFull SpeedUsb InterfaceDevice + OTG
Spi7Twi (i2c)3
Uart5Can2
Lin5Ssc1
Ethernet1Graphic LcdNo
Video DecoderNoCamera InterfaceNo
Adc Channels16Adc Resolution (bits)12
Adc Speed (ksps)2000Analog Comparators4
Resistive Touch ScreenNoDac Channels4
Dac Resolution (bits)12Temp. SensorNo
Crypto EngineNoSram (kbytes)68
Self Program MemoryYESExternal Bus Interface1
Dram MemorysdramNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class3.0 to 3.6 or 4.5 to 5.5Operating Voltage (vcc)3.0 to 3.6 or 4.5 to 5.5
FpuYesMpu / MmuYes / No
Timers6Output Compare Channels22
Input Capture Channels12Pwm Channels20
32khz RtcYesCalibrated Rc OscillatorYes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Page 27/108

Download datasheet (2Mb)Embed
PrevNext
Figure 4-1.
Instruction memory controller
4.3.1
Pipeline Overview
AVR32UC has three pipeline stages, Instruction Fetch (IF), Instruction Decode (ID), and Instruc-
tion Execute (EX). The EX stage is split into three parallel subsections, one arithmetic/logic
(ALU) section, one multiply (MUL) section, and one load/store (LS) section.
Instructions are issued and complete in order. Certain operations require several clock cycles to
complete, and in this case, the instruction resides in the ID and EX stages for the required num-
ber of clock cycles. Since there is only three pipeline stages, no internal data forwarding is
required, and no data dependencies can arise in the pipeline.
Figure 4-2 on page 28
32117CS–AVR-08/11
Overview of the AVR32UC CPU
OCD
system
AVR32UC CPU pipeline
High Speed
High Speed Bus master
shows an overview of the AVR32UC pipeline stages.
AT32UC3C
Power/
Reset
control
MPU
Data memory controller
High
CPU Local
Speed
Bus
Bus master
Bus slave
master
CPU RAM
27