AT32UC3C0512CAU

Manufacturer Part NumberAT32UC3C0512CAU
ManufacturerAtmel Corporation
AT32UC3C0512CAU datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of AT32UC3C0512CAU

Flash (kbytes)512 KbytesPin Count144
Max. Operating Frequency66 MHzCpu32-bit AVR
# Of Touch Channels32Hardware Qtouch AcquisitionNo
Max I/o Pins123Ext Interrupts144
Usb Transceiver1Quadrature Decoder Channels2
Usb SpeedFull SpeedUsb InterfaceDevice + OTG
Spi7Twi (i2c)3
Uart5Can2
Lin5Ssc1
Ethernet1Graphic LcdNo
Video DecoderNoCamera InterfaceNo
Adc Channels16Adc Resolution (bits)12
Adc Speed (ksps)2000Analog Comparators4
Resistive Touch ScreenNoDac Channels4
Dac Resolution (bits)12Temp. SensorNo
Crypto EngineNoSram (kbytes)68
Self Program MemoryYESExternal Bus Interface1
Dram MemorysdramNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class3.0 to 3.6 or 4.5 to 5.5Operating Voltage (vcc)3.0 to 3.6 or 4.5 to 5.5
FpuYesMpu / MmuYes / No
Timers6Output Compare Channels22
Input Capture Channels12Pwm Channels20
32khz RtcYesCalibrated Rc OscillatorYes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Page 34/108

Download datasheet (2Mb)Embed
PrevNext
Table 4-3.
Reg #
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112-191
192-255
4.5
Exceptions and Interrupts
In the AVR32 architecture, events are used as a common term for exceptions and interrupts.
AVR32UC incorporates a powerful event handling scheme. The different event sources, like Ille-
gal Op-code and interrupt requests, have different priority levels, ensuring a well-defined
behavior when multiple events are received simultaneously. Additionally, pending events of a
higher priority class may preempt handling of ongoing events of a lower priority class.
When an event occurs, the execution of the instruction stream is halted, and execution is passed
to an event handler at an address specified in
placed sequentially in the code space starting at the address specified by EVBA, with four bytes
between each handler. This gives ample space for a jump instruction to be placed there, jump-
ing to the event routine itself. A few critical handlers have larger spacing between them, allowing
the entire event routine to be placed directly at the address specified by the EVBA-relative offset
generated by hardware. All interrupt sources have autovectored interrupt service routine (ISR)
addresses. This allows the interrupt controller to directly specify the ISR address as an address
32117CS–AVR-08/11
System Registers (Continued)
Address
Name
Function
360
MPUPSR2
MPU Privilege Select Register region 2
364
MPUPSR3
MPU Privilege Select Register region 3
368
MPUPSR4
MPU Privilege Select Register region 4
372
MPUPSR5
MPU Privilege Select Register region 5
376
MPUPSR6
MPU Privilege Select Register region 6
380
MPUPSR7
MPU Privilege Select Register region 7
384
MPUCRA
Unused in this version of AVR32UC
388
MPUCRB
Unused in this version of AVR32UC
392
MPUBRA
Unused in this version of AVR32UC
396
MPUBRB
Unused in this version of AVR32UC
400
MPUAPRA
MPU Access Permission Register A
404
MPUAPRB
MPU Access Permission Register B
408
MPUCR
MPU Control Register
412
SS_STATUS
Secure State Status Register
416
SS_ADRF
Secure State Address Flash Register
420
SS_ADRR
Secure State Address RAM Register
424
SS_ADR0
Secure State Address 0 Register
428
SS_ADR1
Secure State Address 1 Register
432
SS_SP_SYS
Secure State Stack Pointer System Register
436
SS_SP_APP
Secure State Stack Pointer Application Register
440
SS_RAR
Secure State Return Address Register
444
SS_RSR
Secure State Return Status Register
448-764
Reserved
Reserved for future use
768-1020
IMPL
IMPLEMENTATION DEFINED
Table 4-4 on page
AT32UC3C
38. Most of the handlers are
34