AT32UC3C0512CAU

Manufacturer Part NumberAT32UC3C0512CAU
ManufacturerAtmel Corporation
AT32UC3C0512CAU datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of AT32UC3C0512CAU

Flash (kbytes)512 KbytesPin Count144
Max. Operating Frequency66 MHzCpu32-bit AVR
# Of Touch Channels32Hardware Qtouch AcquisitionNo
Max I/o Pins123Ext Interrupts144
Usb Transceiver1Quadrature Decoder Channels2
Usb SpeedFull SpeedUsb InterfaceDevice + OTG
Spi7Twi (i2c)3
Uart5Can2
Lin5Ssc1
Ethernet1Graphic LcdNo
Video DecoderNoCamera InterfaceNo
Adc Channels16Adc Resolution (bits)12
Adc Speed (ksps)2000Analog Comparators4
Resistive Touch ScreenNoDac Channels4
Dac Resolution (bits)12Temp. SensorNo
Crypto EngineNoSram (kbytes)68
Self Program MemoryYESExternal Bus Interface1
Dram MemorysdramNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class3.0 to 3.6 or 4.5 to 5.5Operating Voltage (vcc)3.0 to 3.6 or 4.5 to 5.5
FpuYesMpu / MmuYes / No
Timers6Output Compare Channels22
Input Capture Channels12Pwm Channels20
32khz RtcYesCalibrated Rc OscillatorYes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Page 81/108

Download datasheet (2Mb)Embed
PrevNext
7.9.7
EBI Timings
See EBI I/O lines description for more details.
Table 7-52.
SMC Clock Signal.
Symbol
Parameter
1/(t
)
SMC Controller clock frequency
CPSMC
Note:
1. The maximum frequency of the SMC interface is the same as the max frequency for the HSB.
Table 7-53.
SMC Read Signals with Hold Settings
Symbol
Parameter
SMC
Data setup before NRD high
1
SMC
Data hold after NRD high
2
SMC
NRD high to NBS0/A0 change
3
SMC
NRD high to NBS1 change
4
SMC
NRD high to NBS2/A1 change
5
SMC
NRD high to A2 - A25 change
7
SMC
NRD high to NCS inactive
8
SMC
NRD pulse width
9
SMC
Data setup before NCS high
10
SMC
Data hold after NCS high
11
SMC
NCS high to NBS0/A0 change
12
SMC
NCS high to NBS0/A0 change
13
SMC
NCS high to NBS2/A1 change
14
SMC
NCS high to A2 - A25 change
16
SMC
NCS high to NRD inactive
17
SMC
NCS pulse width
18
Note:
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
cess technology. These values are not covered by test limits in production.
2. hold length = total cycle duration - setup duration - pulse duration. “hold length” is for “ncs rd hold length” or “nrd hold length”.
32117CS–AVR-08/11
(1)
Conditions
NRD Controlled (READ_MODE = 1)
(2)
V
= 3.0V,
VDD
drive strength of the
(2)
pads set to the lowest,
(2)
external capacitor =
40pF
(2)
(2)
NRD Controlled (READ_MODE = 0)
(2)
V
= 3.0V,
VDD
(2)
drive strength of the
pads set to the lowest,
(2)
external capacitor =
(2)
40pF
(2)
AT32UC3C
(1)
Max
f
cpu
Min
32.5
0
nrd hold length * t
- 1.5
CPSMC
nrd hold length * t
- 0
CPSMC
nrd hold length * t
- 0
CPSMC
nrd hold length * t
- 5.6
CPSMC
(nrd hold length - ncs rd hold length) *
t
- 1.3
CPSMC
nrd pulse length * t
- 0.6
CPSMC
34.1
0
ncs rd hold length * t
- 3
CPSMC
ncs rd hold length * t
- 2
CPSMC
ncs rd hold length * t
- 1.1
CPSMC
ncs rd hold length * t
- 7.2
CPSMC
(ncs rd hold length - nrd hold length) *
t
- 2.2
CPSMC
ncs rd pulse length * t
- 3
CPSMC
Units
MHz
Units
ns
ns
81