AT32UC3C0512CAU

Manufacturer Part NumberAT32UC3C0512CAU
ManufacturerAtmel Corporation
AT32UC3C0512CAU datasheets

Availability: In stock

International delivery:

Warranty: 60 days

Shipping & payment terms

Added to cart

 

Specifications of AT32UC3C0512CAU

Flash (kbytes)512 KbytesPin Count144
Max. Operating Frequency66 MHzCpu32-bit AVR
# Of Touch Channels32Hardware Qtouch AcquisitionNo
Max I/o Pins123Ext Interrupts144
Usb Transceiver1Quadrature Decoder Channels2
Usb SpeedFull SpeedUsb InterfaceDevice + OTG
Spi7Twi (i2c)3
Uart5Can2
Lin5Ssc1
Ethernet1Graphic LcdNo
Video DecoderNoCamera InterfaceNo
Adc Channels16Adc Resolution (bits)12
Adc Speed (ksps)2000Analog Comparators4
Resistive Touch ScreenNoDac Channels4
Dac Resolution (bits)12Temp. SensorNo
Crypto EngineNoSram (kbytes)68
Self Program MemoryYESExternal Bus Interface1
Dram MemorysdramNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class3.0 to 3.6 or 4.5 to 5.5Operating Voltage (vcc)3.0 to 3.6 or 4.5 to 5.5
FpuYesMpu / MmuYes / No
Timers6Output Compare Channels22
Input Capture Channels12Pwm Channels20
32khz RtcYesCalibrated Rc OscillatorYes
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 81
82
Page 82
83
Page 83
84
Page 84
85
Page 85
86
Page 86
87
Page 87
88
Page 88
89
Page 89
90
Page 90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
Page 85/108

Download datasheet (2Mb)Embed
PrevNext
(1)
Table 7-58.
SDRAM Signal
Symbol
Parameter
SDRAMC
SDCKE high before SDCK rising edge
1
SDRAMC
SDCKE low after SDCK rising edge
2
SDRAMC
SDCKE low before SDCK rising edge
3
SDRAMC
SDCKE high after SDCK rising edge
4
SDRAMC
SDCS low before SDCK rising edge
5
SDRAMC
SDCS high after SDCK rising edge
6
SDRAMC
RAS low before SDCK rising edge
7
SDRAMC
RAS high after SDCK rising edge
8
SDRAMC
SDA10 change before SDCK rising edge
9
SDRAMC
SDA10 change after SDCK rising edge
10
SDRAMC
Address change before SDCK rising edge
11
SDRAMC
Address change after SDCK rising edge
12
SDRAMC
Bank change before SDCK rising edge
13
SDRAMC
Bank change after SDCK rising edge
14
SDRAMC
CAS low before SDCK rising edge
15
SDRAMC
CAS high after SDCK rising edge
16
SDRAMC
DQM change before SDCK rising edge
17
SDRAMC
DQM change after SDCK rising edge
18
SDRAMC
D0-D15 in setup before SDCK rising edge
19
SDRAMC
D0-D15 in hold after SDCK rising edge
20
SDRAMC
SDWE low before SDCK rising edge
23
SDRAMC
SDWE high after SDCK rising edge
24
SDRAMC
D0-D15 Out valid before SDCK rising edge
25
SDRAMC
D0-D15 Out valid after SDCK rising edge
26
Note:
1. These values are based on simulation and characterization of other AVR microcontrollers manufactured in the same pro-
cess technology. These values are not covered by test limits in production.
32117CS–AVR-08/11
Conditions
V
= 3.0V,
VDD
drive strength of the pads set to
the highest,
external capacitor = 40pF on
SDRAM pins
except 8 pF on SDCK pins
AT32UC3C
Min
Units
5.6
7.3
6.8
8.3
6.1
8.4
7
7.7
6.4
7.1
4.7
4.4
ns
6.2
6.9
6.6
7.8
6
6.7
6.4
0
7
7.4
5.2
5.6
85