AT89C5115 Atmel Corporation, AT89C5115 Datasheet - Page 67

• Manufacturer Part Number: AT89C5115
• Manufacturer: Atmel Corporation

Specifications of AT89C5115

• Flash (kbytes): 16 Kbytes
• Max. Operating Frequency: 40 MHz
• Cpu: 8051-12C
• Max I/o Pins: 20
• Uart: 1
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 62.5
• Sram (kbytes): 0.5
• Eeprom (bytes): 2048
• Self Program Memory: API
• Operating Voltage (vcc): 3.0 to 5.5
• Timers: 4
• Isp: UART
• Watchdog: Yes

Watchdog Timer
Figure 31. Watchdog Timer
4128G–8051–02/08
Fwd Clock
RESET
WDTPRG
-
T89C5115 contains a powerful programmable hardware Watchdog Timer (WDT) that
automatically resets the chip if it software fails to reset the WDT before the selected time
interval has elapsed. It permits large Timeout ranging from 16ms to 2s @f
in X1 mode.
This WDT consists of a 14-bit counter plus a 7-bit programmable counter, a Watchdog
Timer reset register (WDTRST) and a Watchdog Timer programming (WDTPRG) regis-
ter. When exiting reset, the WDT is -by default- disable.
To enable the WDT, the user has to write the sequence 1EH and E1H into WDTRST
register with no instruction between the two writes. When the Watchdog Timer is
enabled, it will increment every machine cycle while the oscillator is running and there is
no way to disable the WDT except through reset (either hardware reset or WDT over-
flow reset). When WDT overflows, it will generate an output RESET pulse at the RST
pin. The RESET pulse duration is 96xT
the WDT, it should be serviced in those sections of code that will periodically be exe-
cuted within the time required to prevent a WDT reset
Note:
-
-
When the watchdog is enable it is impossible to change its period.
WDTRST
-
14-bit Counter
Enable
-
2
1
0
WR
OSC
Control
Decoder
, where T
7-bit Counter
Outputs
OSC
=1/f
OSC
. To make the best use of
RESET
OSC
= 12 MHz
67