AT89C51RC Atmel Corporation, AT89C51RC Datasheet - Page 19

no-image

AT89C51RC

Manufacturer Part Number
AT89C51RC
Description
Manufacturer
Atmel Corporation
Datasheet

Specifications of AT89C51RC

Flash (kbytes)
32 Kbytes
Max. Operating Frequency
24 MHz
Cpu
8051-12C
Max I/o Pins
32
Uart
1
Sram (kbytes)
0.5
Operating Voltage (vcc)
4.0 to 6.0
Timers
3
Watchdog
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AT89C51RC-24AC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RC-24AI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RC-24AU
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
AT89C51RC-24AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RC-24JC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RC-24JI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
AT89C51RC-24JU
Manufacturer:
ATMEL
Quantity:
34 960
Part Number:
AT89C51RC-24JU
Manufacturer:
ATMEL
Quantity:
5 000
Part Number:
AT89C51RC-24JU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
AT89C51RC-24PC
Manufacturer:
ATM
Quantity:
2 900
Part Number:
AT89C51RC-24PI
Manufacturer:
SANYO
Quantity:
12
Part Number:
AT89C51RC-24PI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
17. Oscillator Characteristics
18. Idle Mode
1920D–MICRO–6/08
Figure 16-1. Interrupt Sources
XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier that can be
configured for use as an on-chip oscillator, as shown in
ceramic resonator may be used. To drive the device from an external clock source, XTAL2
should be left unconnected while XTAL1 is driven, as shown in
requirements on the duty cycle of the external clock signal, since the input to the internal clock-
ing circuitry is through a divide-by-two flip-flop, but minimum and maximum voltage high and low
time specifications must be observed.
In idle mode, the CPU puts itself to sleep while all the on-chip peripherals remain active. The
mode is invoked by software. The content of the on-chip RAM and all the special functions regis-
ters remain unchanged during this mode. The idle mode can be terminated by any enabled
interrupt or by a hardware reset.
Note that when idle mode is terminated by a hardware reset, the device normally resumes pro-
gram execution from where it left off, up to two machine cycles before the internal reset
algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but
access to the port pins is not inhibited. To eliminate the possibility of an unexpected write to a
port pin when idle mode is terminated by a reset, the instruction following the one that invokes
idle mode should not write to a port pin or to external memory.
EXF2
INT0
INT1
TF0
TF1
TF2
RI
TI
0
1
0
1
Figure
IE0
IE1
19-1. Either a quartz crystal or
Figure
AT89C51RC
19-2. There are no
19

Related parts for AT89C51RC