ATmega1284PR231 Atmel Corporation, ATmega1284PR231 Datasheet - Page 35

• Manufacturer Part Number: ATmega1284PR231
• Manufacturer: Atmel Corporation

Specifications of ATmega1284PR231

• Flash (kbytes): 128 Kbytes
• Max. Operating Frequency: 20 MHz
• Max I/o Pins: 32
• Spi: 3
• Twi (i2c): 1
• Uart: 2
• Adc Channels: 8
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Crypto Engine: AES
• Sram (kbytes): 16
• Eeprom (bytes): 4096
• Operating Voltage (vcc): 1.8 to 3.6
• Timers: 3
• Frequency Band: 2.4 GHz
• Max Data Rate (mb/s): 2
• Antenna Diversity: Yes
• External Pa Control: Yes
• Power Output (dbm): 3
• Receiver Sensitivity (dbm): -101
• Receive Current Consumption (ma): 13.2
• Transmit Current Consumption (ma): 14.4
• Link Budget (dbm): 104

7.1.2.2
7.1.2.3
8111C–MCU Wireless–09/09
SLEEP - Sleep State
TRX_OFF - Clock State
All digital inputs are pulled-up or pulled-down during P_ON state, refer to
and Pull-Down Configuration” on page
GPIO signals are floating after power on or reset. The input pull-up and pull-down circuitry is dis-
abled when the radio transceiver leaves the P_ON state. Output pins DIG1/DIG2 are pulled-
down to digital ground, whereas pins DIG3/DIG4 are pulled-down to analog ground, unless their
configuration is changed.
Prior to leaving P_ON, the microcontroller must set the pins to the default operating values:
SLP_TR = L, /RST = H and /SEL = H.
All interrupts are disabled by default. Thus, interrupts for state transition control are to be
enabled first, e.g. enable IRQ_4 (AWAKE_END) to indicate a state transition to TRX_OFF state
or interrupt IRQ_0 (PLL_LOCK) to signal a locked PLL in PLL_ON state. In P_ON state a first
access to the radio transceiver registers is possible after a default 1 MHz master clock is pro-
vided at pin 17 (CLKM), refer to
Once the supply voltage has stabilized and the crystal oscillator has settled (see
“General RF Specifications” on page
b i t s T R X _ C M D ( r e g i s t e r 0 x 0 2 , T R X _ S T A T E ) w i t h t h e c o m m a n d T R X _ O F F o r
FORCE_TRX_OFF initiate a state change from P_ON towards TRX_OFF state, which is then
indicated by an AWAKE_END interrupt if enabled.
In SLEEP state, the entire radio transceiver is disabled. No circuitry is operating. The radio
transceiver current consumption is reduced to leakage current only. This state can only be
entered from state TRX_OFF, by setting the pin SLP_TR = H.
If CLKM is enabled, the SLEEP state is entered 35 CLKM cycles after the rising edge at pin 11
(SLP_TR). At that time CLKM is turned off. If the CLKM output is already turned off (bits
CLKM_CTRL = 0 in register 0x03), the SLEEP state is entered immediately. At clock rates
250 kHz and 62.5 kHz, the main clock at pin 17 (CLKM) is turned off immediately.
Setting SLP_TR = L returns the radio transceiver to the TRX_OFF state. During SLEEP the reg-
ister contents remains valid while the content of the Frame Buffer and the security engine (AES)
are cleared.
/RST = L in SLEEP state returns the radio transceiver to TRX_OFF state and thereby sets all
registers to their default values. Exceptions are register bits CLKM_CTRL (register 0x03,
TRX_CTRL_0). These register bits require a specific treatment, for details see
“Master Clock Signal Output (CLKM)” on page
In TRX_OFF the crystal oscillator is running and the master clock is available at pin 17 (CLKM)
after the crystal oscillator has stabilized. The SPI interface and digital voltage regulator are
enabled, thus the radio transceiver registers, the Frame Buffer and security engine (AES) are
accessible (see
(AES)” on page
In contrast to P_ON state the pull-up and pull-down configuration is disabled.
Pin 11 (SLP_TR) and pin 8 (/RST) are available for state control. Note that the analog front-end
is disabled during TRX_OFF.
128).
Section 9.3 “Frame Buffer” on page 107
Table 7-1 on page
158, parameter 12.5.7), a valid SPI write access to register
7. This is necessary to support microcontrollers where
117.
42.
and
Section 11.1 “Security Module
Section 1.3.2 “Pull-Up
AT86RF231
Section 9.6.4
Section 12.5
35