ATmega3290P Atmel Corporation, ATmega3290P Datasheet - Page 239

no-image

ATmega3290P

Manufacturer Part Number
ATmega3290P
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega3290P

Flash (kbytes)
32 Kbytes
Pin Count
100
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
69
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Segment Lcd
160
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega3290P-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega3290P-20AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290P-20AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PV-10AU
Manufacturer:
SIPEX
Quantity:
17 600
Part Number:
ATmega3290PV-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PV-10AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
23.4.2
23.4.3
8021G–AVR–03/11
Updating the LCD
Disabling the LCD
Display memory (LCDDR0, LCDDR1,...), LCD Blanking (LCDBL), Low power waveform
(LCDAB) and contrast control (LCDCCR) are latched prior to every new frame. There are no
restrictions on writing these LCD Register locations, but an LCD data update may be split
between two frames if data are latched while an update is in progress. To avoid this, an interrupt
routine can be used to update Display memory, LCD Blanking, Low power waveform, and con-
trast control, just after data are latched.
In the example below we assume SEG10 and COM1 and SEG4 in COM0 are the only segments
changed from frame to frame. Data are stored in r20 and r21 for simplicity
Note:
In some application it may be necessary to disable the LCD. This is the case if the MCU enters
Power-down mode where no clock source is present.
The LCD should be completely discharged before being disabled. No DC voltage should be left
across any segment. The best way to achieve this is to use the LCD Blanking feature that drives
all segment pins and common pins to GND.
When the LCD is disabled, port function is activated again. Therefore, the user must check that
port pins connected to a LCD terminal are either tri-state or output low (sink).
Assembly Code Example
C Code Example
LCD_update:
Void LCD_update(unsigned char data1, data2);
{
}
; LCD Blanking and Low power waveform are unchanged.
; Update Display memory.
sts
sts
ret
/* LCD Blanking and Low power waveform are unchanged. */
/* Update Display memory. */
LCDDR0 = data1;
LCDDR6 = data2;
1. See
LCDDR0, r20
LCDDR6, r21
”About Code Examples” on page
(1)
(1)
9.
ATmega329P/3290P
239

Related parts for ATmega3290P