ATmega3290P Atmel Corporation, ATmega3290P Datasheet - Page 97

no-image

ATmega3290P

Manufacturer Part Number
ATmega3290P
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega3290P

Flash (kbytes)
32 Kbytes
Pin Count
100
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
69
Ext Interrupts
32
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Segment Lcd
160
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
2
Eeprom (bytes)
1024
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
4
Input Capture Channels
1
Pwm Channels
4
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega3290P-16AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega3290P-20AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290P-20AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PA-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PV-10AU
Manufacturer:
SIPEX
Quantity:
17 600
Part Number:
ATmega3290PV-10AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega3290PV-10AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
14.5
8021G–AVR–03/11
Output Compare Unit
The 8-bit comparator continuously compares TCNT0 with the Output Compare Register
(OCR0A). Whenever TCNT0 equals OCR0A, the comparator signals a match. A match will set
the Output Compare Flag (OCF0A) at the next timer clock cycle. If enabled (OCIE0A = 1 and
Global Interrupt Flag in SREG is set), the Output Compare Flag generates an Output Compare
interrupt. The OCF0A Flag is automatically cleared when the interrupt is executed. Alternatively,
the OCF0A Flag can be cleared by software by writing a logical one to its I/O bit location. The
Waveform Generator uses the match signal to generate an output according to operating mode
set by the WGM01:0 bits and Compare Output mode (COM0A1:0) bits. The max and bottom sig-
nals are used by the Waveform Generator for handling the special cases of the extreme values
in some modes of operation (See
Figure 14-3
Figure 14-3. Output Compare Unit, Block Diagram
The OCR0A Register is double buffered when using any of the Pulse Width Modulation (PWM)
modes. For the normal and Clear Timer on Compare (CTC) modes of operation, the double buff-
ering is disabled. The double buffering synchronizes the update of the OCR0 Compare Register
to either top or bottom of the counting sequence. The synchronization prevents the occurrence
of odd-length, non-symmetrical PWM pulses, thereby making the output glitch-free.
The OCR0A Register access may seem complex, but this is not case. When the double buffer-
ing is enabled, the CPU has access to the OCR0A Buffer Register, and if double buffering is
disabled the CPU will access the OCR0A directly.
shows a block diagram of the Output Compare unit.
bottom
FOCn
top
OCRnx
”Modes of Operation” on page
Waveform Generator
WGMn1:0
=
(8-bit Comparator )
DATA BUS
COMnX1:0
ATmega329P/3290P
99).
TCNTn
OCFnx (Int.Req.)
OCnx
97

Related parts for ATmega3290P