ATmega48 Automotive Atmel Corporation, ATmega48 Automotive Datasheet - Page 118

no-image

ATmega48 Automotive

Manufacturer Part Number
ATmega48 Automotive
Description
Manufacturer
Atmel Corporation

Specifications of ATmega48 Automotive

Flash (kbytes)
4 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
256
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
14.11.7
14.11.8
118
Atmel ATtiny24/44/84 [Preliminary]
ICR1H and ICR1L – Input Capture Register 1
TIMSK1 – Timer/Counter Interrupt Mask Register 1
The Input Capture is updated with the counter (TCNT1) value each time an event occurs on
the ICP1 pin (or optionally on the Analog Comparator output for Timer/Counter1). The Input
Capture can be used for defining the counter TOP value.
The input capture register is 16 bits in size. To ensure that both the high and low bytes are
read simultaneously when the CPU accesses these registers, the access is performed using
an 8-bit temporary high byte register (TEMP). This temporary register is shared by all the other
16-bit registers.
• Bit 7,6,4,3 – Reserved Bit
This bit is reserved for future use. For ensuring compatibility with future devices, this bit must
be written to logical zero when the register is written.
• Bit 5 – ICIE1: Timer/Counter1, Input Capture Interrupt Enable
When this bit is written to logical one and the I-flag in the status register is set (interrupts glob-
ally enabled), the timer/counter 1 input capture interrupt is enabled. The corresponding inter-
rupt vector (see
ICF1 Flag, located in TIFR1, is set.
• Bit 2– OCIE1B: Timer/Counter1, Output Compare B Match Interrupt Enable
When this bit is written to logical one and the I-flag in the status register is set (interrupts glob-
ally enabled), the timer/counter 1 output compare B match interrupt is enabled. The
corresponding interrupt vector (see
located in TIFR1, is set.
• Bit 1– OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
When this bit is written to logical one and the I-flag in the status register is set (interrupts glob-
ally enabled), the timer/counter 1 output compare A match interrupt is enabled. The
corresponding interrupt vector (see
located in TIFR1, is set.
• Bit 0 – TOIE1: Timer/Counter1, Overflow Interrupt Enable
When this bit is written to logical one and the I-flag in the status register is set (interrupts glob-
ally enabled), the timer/counter 1 overflow interrupt is enabled. The corresponding interrupt
vector (see
Bit
0x25 (0x45)
0x24 (0x44)
Read/Write
Initial Value
Bit
0x0C (0x2C)
Read/Write
Initial Value
“Interrupts” on page
R/W
“Accessing 16-bit Registers” on page
“Interrupts” on page
R
7
0
7
0
R/W
R
6
0
6
0
50) is executed when the TOV1 flag, located in TIFR1, is set.
ICIE1
R/W
R/W
5
0
5
0
“Interrupts” on page
“Interrupts” on page
50) is executed when the
R/W
4
0
R
4
0
ICR1[15:8]
ICR1[7:0]
R/W
3
0
R
3
0
94.
50) is executed when the OCF1B flag,
50) is executed when the OCF1A flag,
OCIE1B
R/W
R/W
2
0
2
0
OCIE1A
R/W
R/W
1
0
1
0
R/W
TOIE1
R/W
0
0
0
0
7701E–AVR–02/11
ICR1H
TIMSK1
ICR1L

Related parts for ATmega48 Automotive