ATmega48 Automotive Atmel Corporation, ATmega48 Automotive Datasheet - Page 152

no-image

ATmega48 Automotive

Manufacturer Part Number
ATmega48 Automotive
Description
Manufacturer
Atmel Corporation

Specifications of ATmega48 Automotive

Flash (kbytes)
4 Kbytes
Pin Count
32
Max. Operating Frequency
16 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
No
Crypto Engine
No
Sram (kbytes)
0.5
Eeprom (bytes)
256
Self Program Memory
NO
Dram Memory
No
Nand Interface
No
Picopower
No
Temp. Range (deg C)
-40 to 125
I/o Supply Class
2.7 to 5.5
Operating Voltage (vcc)
2.7 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes
18.10.2
152
Atmel ATtiny24/44/84 [Preliminary]
ADCSRA – ADC Control and Status Register A
• Bit 7 – ADEN: ADC Enable
Writing this bit to logical one enables the ADC. By writing it to zero, the ADC is turned off.
Turning the ADC off while a conversion is in progress will terminate the conversion.
• Bit 6 – ADSC: ADC Start Conversion
In single-conversion mode, write this bit to logical one to start each conversion. In free running
mode, write this bit to logical one to start the first conversion. The first conversion after ADSC
has been written and after the ADC has been enabled, or if ADSC is written at the same time
as the ADC is enabled, will take 25 ADC clock cycles instead of the normal 13. This first con-
version initializes the ADC.
ADSC will read as one as long as a conversion is in progress. When the conversion is com-
plete, it returns to zero. Writing logical zero to this bit has no effect.
• Bit 5 – ADATE: ADC Auto Trigger Enable
When this bit is written to logical one, auto triggering of the ADC is enabled. The ADC will start
a conversion on a positive edge of the selected trigger signal. The trigger source is selected by
setting the ADC trigger select bits (ADTS in ADCSRB).
• Bit 4 – ADIF: ADC Interrupt Flag
This bit is set when an ADC conversion completes and the data registers are updated. The
ADC conversion complete interrupt is executed if the ADIE bit and the I-bit in SREG are set.
ADIF is cleared by hardware when executing the corresponding interrupt handling vector.
Alternatively, ADIF is cleared by writing a logical one to the flag. Beware that if performing a
read-modify-write on ADCSRA, a pending interrupt can be disabled. This also applies if the
SBI instruction is used.
• Bit 3 – ADIE: ADC Interrupt Enable
When this bit is written to logical one and the I-bit in SREG is set, the ADC conversion com-
plete interrupt is activated.
• Bits 2:0 – ADPS2:0: ADC Prescaler Select Bits
These bits determine the division factor between the system clock frequency and the input
clock to the ADC.
Table 18-6.
Bit
0x06 (0x26)
Read/Write
Initial Value
ADPS2
0
0
0
0
ADC Prescaler Selections
ADEN
R/W
7
0
ADSC
R/W
ADPS1
6
0
0
0
1
1
ADATE
R/W
5
0
ADIF
R/W
4
0
ADPS0
0
1
0
1
ADIE
R/W
3
0
ADPS2
R/W
2
0
ADPS1
Division Factor
R/W
1
0
2
2
4
8
ADPS0
R/W
0
0
7701E–AVR–02/11
ADCSRA

Related parts for ATmega48 Automotive