ATmega88PA Atmel Corporation, ATmega88PA Datasheet - Page 202

no-image

ATmega88PA

Manufacturer Part Number
ATmega88PA
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATmega88PA

Flash (kbytes)
8 Kbytes
Pin Count
32
Max. Operating Frequency
20 MHz
Cpu
8-bit AVR
# Of Touch Channels
12
Hardware Qtouch Acquisition
No
Max I/o Pins
23
Ext Interrupts
24
Usb Speed
No
Usb Interface
No
Spi
2
Twi (i2c)
1
Uart
1
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
8
Adc Resolution (bits)
10
Adc Speed (ksps)
15
Analog Comparators
1
Resistive Touch Screen
No
Temp. Sensor
Yes
Crypto Engine
No
Sram (kbytes)
1
Eeprom (bytes)
512
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.8 to 5.5
Operating Voltage (vcc)
1.8 to 5.5
Fpu
No
Mpu / Mmu
no / no
Timers
3
Output Compare Channels
6
Input Capture Channels
1
Pwm Channels
6
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATmega88PA-15AZ
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega88PA-15MZ
Manufacturer:
ATMEL
Quantity:
228
Part Number:
ATmega88PA-AN
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega88PA-ANR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega88PA-AU
Manufacturer:
ATMEL
Quantity:
14 000
Part Number:
ATmega88PA-AU
Manufacturer:
Atmel
Quantity:
64
Part Number:
ATmega88PA-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATmega88PA-AU
Manufacturer:
ATMEL
Quantity:
755
Part Number:
ATmega88PA-AU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega88PA-MMH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATmega88PA-MMHR
Manufacturer:
MTK
Quantity:
101
Part Number:
ATmega88PA-MMHR
Manufacturer:
ATMEL
Quantity:
20 000
Company:
Part Number:
ATmega88PA-MMHR
Quantity:
6 000
Part Number:
ATmega88PA-MU
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
ATmega88PA-MU
Manufacturer:
MICROCHIP/微芯
Quantity:
135
Part Number:
ATmega88PA-PU
Manufacturer:
MICREL
Quantity:
2 001
20.11.3
8271D–AVR–05/11
UCSRnB – USART Control and Status Register n B
Data Register Empty interrupt (see description of the UDRIEn bit). UDREn is set after a reset to
indicate that the Transmitter is ready.
• Bit 4 – FEn: Frame Error
This bit is set if the next character in the receive buffer had a Frame Error when received. I.e.,
when the first stop bit of the next character in the receive buffer is zero. This bit is valid until the
receive buffer (UDRn) is read. The FEn bit is zero when the stop bit of received data is one.
Always set this bit to zero when writing to UCSRnA.
• Bit 3 – DORn: Data OverRun
This bit is set if a Data OverRun condition is detected. A Data OverRun occurs when the receive
buffer is full (two characters), it is a new character waiting in the Receive Shift Register, and a
new start bit is detected. This bit is valid until the receive buffer (UDRn) is read. Always set this
bit to zero when writing to UCSRnA.
• Bit 2 – UPEn: USART Parity Error
This bit is set if the next character in the receive buffer had a Parity Error when received and the
Parity Checking was enabled at that point (UPMn1 = 1). This bit is valid until the receive buffer
(UDRn) is read. Always set this bit to zero when writing to UCSRnA.
• Bit 1 – U2Xn: Double the USART Transmission Speed
This bit only has effect for the asynchronous operation. Write this bit to zero when using syn-
chronous operation.
Writing this bit to one will reduce the divisor of the baud rate divider from 16 to 8 effectively dou-
bling the transfer rate for asynchronous communication.
• Bit 0 – MPCMn: Multi-processor Communication Mode
This bit enables the Multi-processor Communication mode. When the MPCMn bit is written to
one, all the incoming frames received by the USART Receiver that do not contain address infor-
mation will be ignored. The Transmitter is unaffected by the MPCMn setting. For more detailed
information see
• Bit 7 – RXCIEn: RX Complete Interrupt Enable n
Writing this bit to one enables interrupt on the RXCn Flag. A USART Receive Complete interrupt
will be generated only if the RXCIEn bit is written to one, the Global Interrupt Flag in SREG is
written to one and the RXCn bit in UCSRnA is set.
• Bit 6 – TXCIEn: TX Complete Interrupt Enable n
Writing this bit to one enables interrupt on the TXCn Flag. A USART Transmit Complete interrupt
will be generated only if the TXCIEn bit is written to one, the Global Interrupt Flag in SREG is
written to one and the TXCn bit in UCSRnA is set.
Bit
Read/Write
Initial Value
RXCIEn
R/W
”Multi-processor Communication Mode” on page
7
0
ATmega48A/PA/88A/PA/168A/PA/328/P
TXCIEn
R/W
6
0
UDRIEn
R/W
5
0
RXENn
R/W
4
0
TXENn
R/W
3
0
UCSZn2
R/W
2
0
195.
RXB8n
R
1
0
TXB8n
R/W
0
0
UCSRnB
202

Related parts for ATmega88PA