ATtiny2313 Atmel Corporation, ATtiny2313 Datasheet - Page 156

• Manufacturer Part Number: ATtiny2313
• Manufacturer: Atmel Corporation

Specifications of ATtiny2313

• Flash (kbytes): 2 Kbytes
• Pin Count: 20
• Max. Operating Frequency: 20 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 4
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 18
• Ext Interrupts: 18
• Usb Speed: No
• Usb Interface: No
• Spi: 2
• Twi (i2c): 1
• Uart: 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: No
• Crypto Engine: No
• Sram (kbytes): 0.12
• Eeprom (bytes): 128
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 85
• I/o Supply Class: 1.8 to 5.5
• Operating Voltage (vcc): 1.8 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 4
• Input Capture Channels: 1
• Pwm Channels: 4
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

EEPROM Write
Prevents Writing to
SPMCSR
Reading the Fuse and
Lock Bits from
Software
156
ATtiny2313
Note that an EEPROM write operation will block all software programming to Flash. Reading the
Fuses and Lock bits from software will also be prevented during the EEPROM write operation. It
is recommended that the user checks the status bit (EEPE) in the EECR Register and verifies
that the bit is cleared before writing to the SPMCSR Register.
It is possible to read both the Fuse and Lock bits from software. To read the Lock bits, load the
Z-pointer with 0x0001 and set the RFLB and SELFPRGEN bits in SPMCSR. When an LPM
instruction is executed within three CPU cycles after the RFLB and SELFPRGEN bits are set in
SPMCSR, the value of the Lock bits will be loaded in the destination register. The RFLB and
SELFPRGEN bits will auto-clear upon completion of reading the Lock bits or if no LPM instruc-
tion is executed within three CPU cycles or no SPM instruction is executed within four CPU
cycles. When RFLB and SELFPRGEN are cleared, LPM will work as described in the Instruction
set Manual.
The algorithm for reading the Fuse Low byte is similar to the one described above for reading
the Lock bits. To read the Fuse Low byte, load the Z-pointer with 0x0000 and set the RFLB and
SELFPRGEN bits in SPMCSR. When an LPM instruction is executed within three cycles after
the RFLB and SELFPRGEN bits are set in the SPMCSR, the value of the Fuse Low byte (FLB)
will be loaded in the destination register as shown below. Refer to
detailed description and mapping of the Fuse Low byte.
Similarly, when reading the Fuse High byte, load 0x0003 in the Z-pointer. When an LPM instruc-
tion is executed within three cycles after the RFLB and SELFPRGEN bits are set in the
SPMCSR, the value of the Fuse High byte (FHB) will be loaded in the destination register as
shown below. Refer to
High byte.
Fuse and Lock bits that are programmed, will be read as zero. Fuse and Lock bits that are
unprogrammed, will be read as one.
Bit
Rd
Bit
Rd
Bit
Rd
FLB7
FHB7
7
7
7
–
FHB6
FLB6
Table 67 on page 159
6
6
6
–
FHB5
FLB5
5
–
5
5
FHB4
FLB4
4
–
4
4
for detailed description and mapping of the Fuse
FHB3
FLB3
3
–
3
3
FLB2
FHB2
2
–
2
2
FHB1
FLB1
LB2
1
1
1
Table 68 on page 160
FHB0
FLB0
LB1
0
0
0
2543L–AVR–08/10
for a