ATtiny2313A

Manufacturer Part NumberATtiny2313A
ManufacturerAtmel Corporation
ATtiny2313A datasheets
 


Specifications of ATtiny2313A

Flash (kbytes)2 KbytesPin Count20
Max. Operating Frequency20 MHzCpu8-bit AVR
Hardware Qtouch AcquisitionNoMax I/o Pins18
Ext Interrupts18Usb SpeedNo
Usb InterfaceNoSpi2
Twi (i2c)1Uart1
Graphic LcdNoVideo DecoderNo
Camera InterfaceNoAdc Speed (ksps)15
Analog Comparators1Resistive Touch ScreenNo
Temp. SensorNoCrypto EngineNo
Sram (kbytes)0.12Eeprom (bytes)128
Self Program MemoryYESDram MemoryNo
Nand InterfaceNoPicopowerYes
Temp. Range (deg C)-40 to 85I/o Supply Class1.8 to 5.5
Operating Voltage (vcc)1.8 to 5.5FpuNo
Mpu / Mmuno / noTimers2
Output Compare Channels4Input Capture Channels1
Pwm Channels432khz RtcNo
Calibrated Rc OscillatorYes  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
Page 1/22

Download datasheet (563Kb)Embed
Next
Features
High Performance, Low Power AVR
Advanced RISC Architecture
– 120 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 20 MIPS Throughput at 20 MHz
Data and Non-volatile Program and Data Memories
– 2/4K Bytes of In-System Self Programmable Flash
• Endurance 10,000 Write/Erase Cycles
– 128/256 Bytes In-System Programmable EEPROM
• Endurance: 100,000 Write/Erase Cycles
– 128/256 Bytes Internal SRAM
– Programming Lock for Flash Program and EEPROM Data Security
Peripheral Features
– One 8-bit Timer/Counter with Separate Prescaler and Compare Mode
– One 16-bit Timer/Counter with Separate Prescaler, Compare and Capture Modes
– Four PWM Channels
– On-chip Analog Comparator
– Programmable Watchdog Timer with On-chip Oscillator
– USI – Universal Serial Interface
– Full Duplex USART
Special Microcontroller Features
– debugWIRE On-chip Debugging
– In-System Programmable via SPI Port
– External and Internal Interrupt Sources
– Low-power Idle, Power-down, and Standby Modes
– Enhanced Power-on Reset Circuit
– Programmable Brown-out Detection Circuit
– Internal Calibrated Oscillator
I/O and Packages
– 18 Programmable I/O Lines
– 20-pin PDIP, 20-pin SOIC, 20-pad MLF/VQFN
Operating Voltage
– 1.8 – 5.5V
Speed Grades
– 0 – 4 MHz @ 1.8 – 5.5V
– 0 – 10 MHz @ 2.7 – 5.5V
– 0 – 20 MHz @ 4.5 – 5.5V
Industrial Temperature Range: -40°C to +85°C
Low Power Consumption
– Active Mode
• 190 µA at 1.8V and 1MHz
– Idle Mode
• 24 µA at 1.8V and 1MHz
– Power-down Mode
• 0.1 µA at 1.8V and +25°C
®
8-Bit Microcontroller
8-bit
Microcontroller
with 2/4K Bytes
In-System
Programmable
Flash
ATtiny2313A
ATtiny4313
Summary
Rev. 8246BS–AVR–09/11

ATtiny2313A Summary of contents

  • Page 1

    ... Low Power Consumption – Active Mode • 190 µA at 1.8V and 1MHz – Idle Mode • 24 µA at 1.8V and 1MHz – Power-down Mode • 0.1 µA at 1.8V and +25°C ® 8-Bit Microcontroller 8-bit Microcontroller with 2/4K Bytes In-System Programmable Flash ATtiny2313A ATtiny4313 Summary Rev. 8246BS–AVR–09/11 ...

  • Page 2

    ... Pin Configurations Figure 1-1. ATtiny2313A/4313 2 Pinout ATtiny2313A/4313 PDIP/SOIC (PCINT10/RESET/dW) PA2 (PCINT11/RXD) PD0 (PCINT12/TXD) PD1 (PCINT9/XTAL2) PA1 (PCINT8/CLKI/XTAL1) PA0 (PCINT13/CKOUT/XCK/INT0) PD2 (PCINT14/INT1) PD3 (PCINT15/T0) PD4 (PCINT16/OC0B/T1) PD5 GND MLF/VQFN (PCINT12/TXD) PD1 1 (PCINT9/XTAL2) PA1 2 (PCINT8/CLKI/XTAL1) PA0 3 (PCINT13/CKOUT/XCK/INT0) PD2 4 (PCINT14/INT1) PD3 5 NOTE: Bottom pad should be soldered to ground. ...

  • Page 3

    ... As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running. Port D also serves the functions of various special features of the ATtiny2313A/4313 as listed on page 66. ...

  • Page 4

    ... XTAL2 Output from the inverting Oscillator amplifier. XTAL2 is an alternate function for PA1. ATtiny2313A/4313 4 8246BS–AVR–09/11 ...

  • Page 5

    ... Overview The ATtiny2313A/4313 is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny2313A/4313 achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed. 2.1 Block Diagram Figure 2-1 ...

  • Page 6

    ... RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATtiny2313A/4313 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications. The ATtiny2313A/4313 AVR is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emu- lators, and Evaluation kits. ...

  • Page 7

    ... Note that not all AVR devices include an extended I/O map. 3.3 Data Retention Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C. 8246BS–AVR–09/11 ATtiny2313A/4313 7 ...

  • Page 8

    ... PCMSK2 – 0x04 (0x24) PCMSK1 – 0x03 (0x23) UCSRC UMSEL1 0x02 (0x22) UBRRH – 0x01 (0x21) DIDR – 0x00 (0x20) USIBR ATtiny2313A/4313 8 Bit 6 Bit 5 Bit 4 Bit – – – – SP6 SP5 SP4 SP3 Timer/Counter0 – Compare Register B ...

  • Page 9

    ... The CBI and SBI instructions work with registers 0x00 to 0x1F only. 4. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O Registers as data space using LD and ST instructions, 0x20 must be added to these addresses. 8246BS–AVR–09/11 ATtiny2313A/4313 9 ...

  • Page 10

    ... P,b Clear Bit in I/O Register LSL Rd Logical Shift Left LSR Rd Logical Shift Right ROL Rd Rotate Left Through Carry ATtiny2313A/4313 10 Description Rd ← ← Rdh:Rdl ← Rdh:Rdl + K Rd ← ← ← ← Rdh:Rdl ← Rdh:Rdl - K Rd ← Rd • ← ...

  • Page 11

    ... Rr R0 ← (Z) Rd ← (Z) Rd ← (Z), Z ← Z+1 (Z) ← R1:R0 Rd ← ← Rr STACK ← ← STACK (see specific descr. for Sleep function) (see specific descr. for WDR/timer) For On-chip Debug Only ATtiny2313A/4313 Operation Flags #Clocks Z,C,N,V Z,C,N,V None SREG(s) SREG(s) T None C ...

  • Page 12

    ... Body, Very Thin Quad Flat No Lead Package (VQFN) ATtiny2313A/4313 12 Temperature Range Package 20P3 20S Industrial (4) (-40°C to +85°C) 20M1 (5)(6) 20M2 22.3 “Speed” on page 199. Package Type (2) (3) Ordering Code ATtiny2313A-PU ATtiny2313A-SU ATtiny2313A-SUR ATtiny2313A-MU ATtiny2313A-MUR ATtiny2313A-MMH ATtiny2313A-MMHR 8246BS–AVR–09/11 ...

  • Page 13

    ... Body, Very Thin Quad Flat No Lead Package (VQFN) 8246BS–AVR–09/11 Temperature Range Package 20P3 20S Industrial (4) (-40°C to +85°C) 20M1 (5)(6) 20M2 22.3 “Speed” on page 199. Package Type ATtiny2313A/4313 (2) (3) Ordering Code ATtiny4313-PU ATtiny4313-SU ATtiny4313-SUR ATtiny4313-MU ATtiny4313-MUR ATtiny4313-MMH ATtiny4313-MMHR 13 ...

  • Page 14

    ... A SEATING PLANE Notes: 1. This package conforms to JEDEC reference MS-001, Variation AD. 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 mm (0.010"). 2325 Orchard Parkway San Jose, CA 95131 R ATtiny2313A/4313 14 D PIN TITLE 20P3, 20-lead (0.300" ...

  • Page 15

    ... ATtiny2313A/4313 15 ...

  • Page 16

    ... D2 Pin #1 Notch (0. BOTTOM VIEW Note: Reference JEDEC Standard MO-220, Fig. 1 (SAW Singulation) WGGD-5. 2325 Orchard Parkway San Jose, CA 95131 R ATtiny2313A/4313 TITLE 20M1, 20-pad 0.8 mm Body, Lead Pitch 0.50 mm, 2.6 mm Exposed Pad, Micro Lead Frame Package (MLF) ...

  • Page 17

    ... Ref (4x) K TITLE 20M2, 20-pad 0.85 mm Body, Lead Pitch 0.45 mm, 1.55 x 1.55 mm Exposed Pad, Thermally Enhanced Plastic Very Thin Quad Flat No Lead Package (VQFN) ATtiny2313A/4313 C y SIDE VIEW COMMON DIMENSIONS (Unit of Measure = mm) SYMBOL MIN NOM MAX A 0.75 0.80 ...

  • Page 18

    ... Errata The revision letters in this section refer to the revision of the corresponding ATtiny2313A/4313 device. 8.1 ATtiny2313A 8.1.1 Rev known errata. 8.1.2 Rev. A – C These device revisions were referred to as ATtiny2313/ATtiny2313V. 8.2 ATtiny4313 8.2.1 Rev known errata. ATtiny2313A/4313 18 8246BS–AVR–09/11 ...

  • Page 19

    ... Section 14.10.4 “UCSRC – USART Control and Sta- 139. Section 15. “USART in SPI Mode” on page 155. Section 16.5.4 “USIBR – USI Buffer Register” on page Section 19.6.3 “Reading Device Signature Imprint Table from Firmware” on 175. ATtiny2313A/4313 page 259 and page 260 2. 34. 34. ...

  • Page 20

    ... Section 22.2 “DC Characteristics” on page Section 23.1 “Effect of Power Reduction” on page Section 23. “Typical Characteristics” Section 24. “Register Summary” on page 255 Section 26. “Ordering Information” on page 179. 180. 189. 198. 206. for ATtiny2313A . 259, added the package type 8246BS–AVR–09/11 ...

  • Page 21

    ... ATtiny2313A/4313 21 ...

  • Page 22

    ... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2011 Atmel Corporation. All rights reserved. Atmel marks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia Limited Atmel Munich GmbH Unit 01-5 & ...