ATtiny25 Automotive Atmel Corporation, ATtiny25 Automotive Datasheet - Page 54

• Manufacturer Part Number: ATtiny25 Automotive
• Manufacturer: Atmel Corporation

Specifications of ATtiny25 Automotive

• Flash (kbytes): 2 Kbytes
• Pin Count: 8
• Max. Operating Frequency: 16 MHz
• Cpu: 8-bit AVR
• # Of Touch Channels: 4
• Hardware Qtouch Acquisition: No
• Max I/o Pins: 6
• Ext Interrupts: 6
• Usb Speed: No
• Usb Interface: No
• Spi: 1
• Twi (i2c): 1
• Graphic Lcd: No
• Video Decoder: No
• Camera Interface: No
• Adc Channels: 4
• Adc Resolution (bits): 10
• Adc Speed (ksps): 15
• Analog Comparators: 1
• Resistive Touch Screen: No
• Temp. Sensor: Yes
• Crypto Engine: No
• Sram (kbytes): 0.12
• Eeprom (bytes): 128
• Self Program Memory: YES
• Dram Memory: No
• Nand Interface: No
• Picopower: No
• Temp. Range (deg C): -40 to 125
• I/o Supply Class: 2.7 to 5.5
• Operating Voltage (vcc): 2.7 to 5.5
• Fpu: No
• Mpu / Mmu: no / no
• Timers: 2
• Output Compare Channels: 5
• Pwm Channels: 6
• 32khz Rtc: No
• Calibrated Rc Oscillator: Yes

11.2.3
11.2.4
54
Atmel ATtiny24/44/84 [Preliminary]
GIFR – General Interrupt Flag Register
PCMSK1 – Pin Change Mask Register 1
• Bit 4– PCIE0: Pin Change Interrupt Enable 0
When the PCIE0 bit is set and the I-bit in the Status Register (SREG) is set, pin change inter-
rupt 0 is enabled. Any change on any enabled PCINT7..0 pin will cause an interrupt. The
corresponding interrupt of pin change interrupt request is executed from the PCI0 interrupt
vector. PCINT7..0 pins are enabled individually by the PCMSK0 register.
• Bits 7, 3..0 – Res: Reserved Bits
These bits are reserved bits in the ATtiny24/44/84 and will always read as zero.
• Bit 6 – INTF0: External Interrupt Flag 0
When an edge or logic change on the INT0 pin triggers an interrupt request, INTF0 becomes
set (logical one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will
jump to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is
executed. Alternatively, the flag can be cleared by writing a logical one to it. This flag is always
cleared when INT0 is configured as a level interrupt.
• Bit 5 – PCIF1: Pin Change Interrupt Flag 1
When a logic change on any PCINT11..8 pin triggers an interrupt request, PCIF1 becomes set
(logical one). If the I-bit in SREG and the PCIE1 bit in GIMSK are set (one), the MCU will jump
to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is exe-
cuted. Alternatively, the flag can be cleared by writing a logical one to it.
• Bit 4– PCIF0: Pin Change Interrupt Flag 0
When a logic change on any PCINT7..0 pin triggers an interrupt request, PCIF becomes set
(logical one). If the I-bit in SREG and the PCIE0 bit in GIMSK are set (one), the MCU will jump
to the corresponding Interrupt Vector. The flag is cleared when the interrupt routine is exe-
cuted. Alternatively, the flag can be cleared by writing a logical one to it.
• Bits 7, 4– Res: Reserved Bits
These bits are reserved bits in the Atmel
Bit
0x3A (0x5A
Read/Write
Initial Value
Bit
0x20 (0x40)
Read/Write
Initial Value
R
7
–
0
R
7
–
0
INTF0
R
6
–
0
R/W
6
0
PCIF1
R
0
5
–
R/W
5
0
®
R
4
–
0
PCIF0
ATtiny24/44/84 and will always read as zero.
R/W
4
0
PCINT11
R/W
3
0
R
3
–
0
PCINT10
R/W
2
0
R
2
–
0
PCINT9
R/W
1
0
R
1
–
0
PCINT8
R/W
0
0
0
–
R
0
7701E–AVR–02/11
PCMSK1
GIFR