ATtiny26

Manufacturer Part NumberATtiny26
ManufacturerAtmel Corporation
ATtiny26 datasheets
 


Specifications of ATtiny26

Flash (kbytes)2 KbytesPin Count20
Max. Operating Frequency16 MHzCpu8-bit AVR
Hardware Qtouch AcquisitionNoMax I/o Pins16
Ext Interrupts11Usb SpeedNo
Usb InterfaceNoSpi1
Twi (i2c)1Graphic LcdNo
Video DecoderNoCamera InterfaceNo
Adc Channels11Adc Resolution (bits)10
Adc Speed (ksps)15Analog Comparators1
Resistive Touch ScreenNoTemp. SensorNo
Crypto EngineNoSram (kbytes)0.12
Eeprom (bytes)128Self Program MemoryNO
Dram MemoryNoNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class2.7 to 5.5Operating Voltage (vcc)2.7 to 5.5
FpuNoMpu / Mmuno / no
Timers2Output Compare Channels3
Pwm Channels432khz RtcNo
Calibrated Rc OscillatorYes  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
Page 1/18

Download datasheet (512Kb)Embed
Next
Features
High-performance, Low-power AVR
RISC Architecture
– 118 Powerful Instructions – Most Single Clock Cycle Execution
– 32 x 8 General Purpose Working Registers
– Fully Static Operation
– Up to 16 MIPS Throughput at 16 MHz
Data and Non-volatile Program Memory
– 2K Bytes of In-System Programmable Program Memory Flash
Endurance: 10,000 Write/Erase Cycles
– 128 Bytes of In-System Programmable EEPROM
Endurance: 100,000 Write/Erase Cycles
– 128 Bytes Internal SRAM
– Programming Lock for Flash Program and EEPROM Data Security
Peripheral Features
– 8-bit Timer/Counter with Separate Prescaler
– 8-bit High-speed Timer with Separate Prescaler
2 High Frequency PWM Outputs with Separate Output Compare Registers
Non-overlapping Inverted PWM Output Pins
– Universal Serial Interface with Start Condition Detector
– 10-bit ADC
11 Single Ended Channels
8 Differential ADC Channels
7 Differential ADC Channel Pairs with Programmable Gain (1x, 20x)
– On-chip Analog Comparator
– External Interrupt
– Pin Change Interrupt on 11 Pins
– Programmable Watchdog Timer with Separate On-chip Oscillator
Special Microcontroller Features
– Low Power Idle, Noise Reduction, and Power-down Modes
– Power-on Reset and Programmable Brown-out Detection
– External and Internal Interrupt Sources
– In-System Programmable via SPI Port
– Internal Calibrated RC Oscillator
I/O and Packages
– 20-lead PDIP/SOIC: 16 Programmable I/O Lines
– 32-lead QFN/MLF: 16 programmable I/O Lines
Operating Voltages
– 2.7V - 5.5V for ATtiny26L
– 4.5V - 5.5V for ATtiny26
Speed Grades
– 0 - 8 MHz for ATtiny26L
– 0 - 16 MHz for ATtiny26
Power Consumption at 1 MHz, 3V and 25°C for ATtiny26L
– Active 16 MHz, 5V and 25°C: Typ 15 mA
– Active 1 MHz, 3V and 25°C: 0.70 mA
– Idle Mode 1 MHz, 3V and 25°C: 0.18 mA
– Power-down Mode: < 1 µA
®
8-bit Microcontroller
8-bit
Microcontroller
with 2K Bytes
Flash
ATtiny26
ATtiny26L
Summary
1477KS–AVR–08/10

ATtiny26 Summary of contents

  • Page 1

    ... Speed Grades – MHz for ATtiny26L – MHz for ATtiny26 • Power Consumption at 1 MHz, 3V and 25°C for ATtiny26L – Active 16 MHz, 5V and 25°C: Typ 15 mA – Active 1 MHz, 3V and 25°C: 0.70 mA – Idle Mode 1 MHz, 3V and 25°C: 0.18 mA – Power-down Mode: < 1 µA ® ...

  • Page 2

    ... Pin Configuration Note: ATtiny26(L) 2 (MOSI/DI/SDA/OC1A) PB0 (MISO/DO/OC1A) PB1 (SCK/SCL/OC1B) PB2 (OC1B) PB3 VCC GND (ADC7/XTAL1) PB4 (ADC8/XTAL2) PB5 (ADC9/INT0/T0) PB6 (ADC10/RESET) PB7 MLF Top View NC 1 (OC1B) PB3 VCC 4 GND (ADC7/XTAL1) PB4 7 (ADC8/XTAL2) PB5 8 The bottom pad under the QFN/MLF package should be soldered to ground. ...

  • Page 3

    ... The ATtiny26(L) provides 2K bytes of Flash, 128 bytes EEPROM, 128 bytes SRAM general purpose I/O lines, 32 general purpose working registers, two 8-bit Timer/Counters, one with PWM outputs, internal and external Oscillators, internal and external interrupts, program- mable Watchdog Timer, 11-channel, 10-bit Analog to Digital Converter with two differential voltage input gain stages, and four software selectable power saving modes ...

  • Page 4

    ... Block Diagram Figure 1. The ATtiny26(L) Block Diagram VCC GND AVCC ATtiny26(L) 4 8-BIT DATA BUS PROGRAM STACK COUNTER POINTER PROGRAM SRAM FLASH INSTRUCTION GENERAL REGISTER PURPOSE REGISTERS X INSTRUCTION Y DECODER Z CONTROL ALU LINES STATUS REGISTER PROGRAMMING ISP INTERFACE LOGIC DATA REGISTER DATA DIR. ...

  • Page 5

    Pin Descriptions VCC Digital supply voltage pin. GND Digital ground pin. AVCC AVCC is the supply voltage pin for Port A and the A/D Converter (ADC). It should be externally connected to V through a low-pass filter. See page 94 ...

  • Page 6

    ... These code examples assume that the part specific header file is included before compi- lation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling compiler dependent. Please confirm with the C compiler documentation for more details. ATtiny26(L) 6 1477KS–AVR–08/10 ...

  • Page 7

    Register Summary Address Name Bit 7 $3F ($5F) SREG I $3E ($5E) Reserved $3D ($5D) SP SP7 $3C ($5C) Reserved $3B ($5B) GIMSK - $3A ($5A) GIFR - $39 ($59) TIMSK - $38 ($58) TIFR - $37 ($57) Reserved $36 ...

  • Page 8

    ... DATA TRANSFER INSTRUCTIONS MOV Rd, Rr Move between Registers LDI Rd, K Load Immediate LD Rd, X Load Indirect LD Rd, X+ Load Indirect and Post-inc. LD Rd, -X Load Indirect and Pre-dec. ATtiny26(L) 8 Operation Flags Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rdh:Rdl ← Rdh:Rdl + K Z,C,N,V,S Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rd ← Z,C,N,V,H Rd ← ...

  • Page 9

    Instruction Set Summary (Continued) Mnemonic Operands Description LD Rd, Y Load Indirect LD Rd, Y+ Load Indirect and Post-inc. LD Rd, -Y Load Indirect and Pre-dec. LDD Rd,Y+q Load Indirect with Displacement LD Rd, Z Load Indirect LD Rd, Z+ ...

  • Page 10

    ... ATtiny26(L) 10 Ordering Code (2) Package ATtiny26L-8PU 20P3 ATtiny26L-8SU 20S ATtiny26L-8SUR 20S ATtiny26L-8MU 32M1-A ATtiny26L-8MUR 32M1-A ATtiny26-16PU 20P3 ATtiny26-16SU 20S ATtiny26-16SUR 20S ATtiny26-16MU 32M1-A ATtiny26-16MUR 32M1-A Package Type (2) Operational Range Industrial (1) (-40°C to +85°C) Industrial (1) (-40°C to +85°C) 1477KS–AVR–08/10 ...

  • Page 11

    Packaging Information 20P3 A SEATING PLANE Notes: 1. This package conforms to JEDEC reference MS-001, Variation AD. 2. Dimensions D and E1 do not include mold Flash or Protrusion. Mold Flash or Protrusion shall not exceed 0.25 ...

  • Page 12

    ... ATtiny26(L) 12 1477KS–AVR–08/10 ...

  • Page 13

    Pin TOP VIEW Pin #1 Notch (0. BOTTOM VIEW Note: JEDEC Standard MO-220, Fig. 2 (Anvil Singulation), VHHD-2. 2325 Orchard Parkway San Jose, CA 95131 R ...

  • Page 14

    ... Errata The revision letter refers to the revision of the device. ATtiny26 Rev. • First Analog Comparator conversion may be delayed B/C/D 1. First Analog Comparator conversion may be delayed If the device is powered by a slow rising VCC, the first Analog Comparator conversion will take longer than expected on some devices. ...

  • Page 15

    Datasheet Please note that the referring page numbers in this section refer to the complete document. Revision History Rev. 1477K-08/10 Added tape and reel part numbers in “Ordering Information” on page 171. Removed text “Not recommended for new design” from ...

  • Page 16

    ... Added WD_FUSE period in Table 60 on page 123. 12. Updated “ADC Characteristics” on page 129 and added Table 66, “ADC Characteris- tics, Differential Channels, T 13. Updated “ATtiny26 Typical Characteristics” on page 131. 14. Added LPM Rd, Z and LPM Rd “Instruction Set Summary” on page 169. Rev. 1477C-09/02 1 ...

  • Page 17

    1477KS–AVR–08/10 17 ...

  • Page 18

    ... Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel’s products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life. © 2010 Atmel Corporation. All rights reserved. Atmel marks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others. International Atmel Asia Atmel Europe Unit 1-5 & ...