ATtiny28L

Manufacturer Part NumberATtiny28L
ManufacturerAtmel Corporation
ATtiny28L datasheets
 

Specifications of ATtiny28L

Flash (kbytes)2 KbytesPin Count28
Max. Operating Frequency4 MHzCpu8-bit AVR
Hardware Qtouch AcquisitionNoMax I/o Pins11
Ext Interrupts10Usb SpeedNo
Usb InterfaceNoGraphic LcdNo
Video DecoderNoCamera InterfaceNo
Analog Comparators1Resistive Touch ScreenNo
Temp. SensorNoCrypto EngineNo
Sram (kbytes)0.03Self Program MemoryNO
Dram MemoryNoNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class1.8 to 5.5Operating Voltage (vcc)1.8 to 5.5
FpuNoMpu / Mmuno / no
Timers132khz RtcNo
Calibrated Rc OscillatorYes  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 10/81

Download datasheet (664Kb)Embed
PrevNext
Memories
I/O Memory
ATtiny28L/V
10
The I/O space definition of the ATtiny28 is shown in Table 3.
Table 3. ATtiny28 I/O Space
Address Hex
Name
Function
$3F
SREG
Status Register
$1B
PORTA
Data Register, Port A
$1A
PACR
Port A Control Register
$19
PINA
Input Pins, Port A
$16
PINB
Input Pins, Port B
$12
PORTD
Data Register, Port D
$11
DDRD
Data Direction Register, Port D
$10
PIND
Input Pins, Port D
$08
ACSR
Analog Comparator Control and Status Register
$07
MCUCS
MCU Control and Status Register
$06
ICR
Interrupt Control Register
$05
IFR
Interrupt Flag Register
$04
TCCR0
Timer/Counter0 Control Register
$03
TCNT0
Timer/Counter0 (8-bit)
$02
MODCR
Modulation Control Register
$01
WDTCR
Watchdog Timer Control Register
$00
OSCCAL
Oscillator Calibration Register
Note:
Reserved and unused locations are not shown in the table.
All ATtiny28 I/O and peripherals are placed in the I/O space. The I/O locations are
accessed by the IN and OUT instructions transferring data between the 32 general-pur-
pose working registers and the I/O space. I/O registers within the address range $00 -
$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the
value of single bits can be checked by using the SBIS and SBIC instructions. Refer to
the Instruction Set section for more details.
For compatibility with future devices, reserved bits should be written to zero if accessed.
Reserved I/O memory addresses should never be written.
The I/O and peripherals control registers are explained in the following sections.
1062F–AVR–07/06