ATtiny28L

Manufacturer Part NumberATtiny28L
ManufacturerAtmel Corporation
ATtiny28L datasheets
 


Specifications of ATtiny28L

Flash (kbytes)2 KbytesPin Count28
Max. Operating Frequency4 MHzCpu8-bit AVR
Hardware Qtouch AcquisitionNoMax I/o Pins11
Ext Interrupts10Usb SpeedNo
Usb InterfaceNoGraphic LcdNo
Video DecoderNoCamera InterfaceNo
Analog Comparators1Resistive Touch ScreenNo
Temp. SensorNoCrypto EngineNo
Sram (kbytes)0.03Self Program MemoryNO
Dram MemoryNoNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class1.8 to 5.5Operating Voltage (vcc)1.8 to 5.5
FpuNoMpu / Mmuno / no
Timers132khz RtcNo
Calibrated Rc OscillatorYes  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 28/81

Download datasheet (664Kb)Embed
PrevNext
Port B Schematics
ATtiny28L/V
28
• AIN1 – Port B, Bit 1
AIN1, Analog Comparator Negative input. When the on-chip analog comparator is
enabled, this pin also serves as the negative input of the comparator. If the analog com-
parator is enabled, the pull-up resistors on PB1 and PB0 are disabled and these pins will
not give low-level interrupts.
• AIN0 – Port B, Bit 0
AIN0, Analog Comparator Positive input. When the on-chip analog comparator is
enabled, this pin also serves as the positive input of the comparator. If the analog com-
parator is enabled, the pull-up resistors on PB1 and PB0 are disabled and these pins will
not give low-level interrupts.
Note that all port pins are synchronized. The synchronization latches are, however, not
shown in the figures.
Figure 23. Port B Schematic Diagram (Pins PB0 and PB1)
MOS
PULL-
UP
PWRDN
PBn
RP: READ PORTB PIN
n : 0, 1
PULL-UP PORT B
COMPARATOR DISABLE
RP
TO LOW-LEVEL DETECTOR
TO COMPARATOR
AINn
1062F–AVR–07/06