ATtiny28L

Manufacturer Part NumberATtiny28L
ManufacturerAtmel Corporation
ATtiny28L datasheets
 


Specifications of ATtiny28L

Flash (kbytes)2 KbytesPin Count28
Max. Operating Frequency4 MHzCpu8-bit AVR
Hardware Qtouch AcquisitionNoMax I/o Pins11
Ext Interrupts10Usb SpeedNo
Usb InterfaceNoGraphic LcdNo
Video DecoderNoCamera InterfaceNo
Analog Comparators1Resistive Touch ScreenNo
Temp. SensorNoCrypto EngineNo
Sram (kbytes)0.03Self Program MemoryNO
Dram MemoryNoNand InterfaceNo
PicopowerNoTemp. Range (deg C)-40 to 85
I/o Supply Class1.8 to 5.5Operating Voltage (vcc)1.8 to 5.5
FpuNoMpu / Mmuno / no
Timers132khz RtcNo
Calibrated Rc OscillatorYes  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
Page 31
32
Page 32
33
Page 33
34
Page 34
35
Page 35
36
Page 36
37
Page 37
38
Page 38
39
Page 39
40
Page 40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
Page 32/81

Download datasheet (664Kb)Embed
PrevNext
Register Description
Port A Data Register – PORTA
Port A Control Register –
PACR
Port A Input Pins Address –
PINA
Port B Input Pins Address –
PINB
ATtiny28L/V
32
Bit
7
6
5
$1B
Read/Write
R
R
R
Initial Value
0
0
0
Bit
7
6
5
$1A
Read/Write
R
R
R
Initial Value
0
0
0
• Bits 7..4 – Res: Reserved Bits
These bits are reserved bits in the ATtiny28 and always read as zero.
• Bit 3 – DDA3: Data Direction PA3
When DDA3 is set (one), the corresponding pin is an output pin. Otherwise, it is an input
pin.
• Bit 2 – PA2HC: PORTA2 High Current Enable
When the PA2HC bit is set (one), an additional driver at the output pin PA2 is enabled.
This makes it possible to sink 25 mA at V
cleared (zero), PA2 can sink 15 mA at V
• Bits 1, 0 – DDA1, DDA0: Data Direction PA1 and PA0
When DDAn is set (one), the corresponding pin is an output pin. Otherwise, it is an input
pin.
Bit
7
6
5
$19
Read/Write
R
R
R
Initial Value
0
0
0
The Port A Input Pins address (PINA) is not a register; this address enables access to
the physical value on each Port A pin. When reading PORTA, the Port A Data Latch is
read and when reading PINA, the logical values present on the pins are read.
Bit
7
6
5
$16
PINB7
PINB6
PINB5
Read/Write
R
R
R
Initial Value
N/A
N/A
N/A
The Port B Input Pins address (PINB) is not a register; this address enables access to
the physical value on each Port B pin. When reading PINB, the logical values present on
the pins are read.
4
3
2
1
PORTA3
PORTA2
PORTA1
PORTA0
R
R/W
R/W
R/W
0
0
1
0
4
3
2
1
DDA3
PA2HC
DDA1
DDA0
R
R/W
R/W
R/W
0
0
0
0
= 1.8V (V
= 0.8V). When the PA2HC bit is
CC
OL
= 1.8V (V
= 0.8V).
CC
OL
4
3
2
1
PINA3
PINA1
PINA0
R
R
R
R
0
N/A
0
N/A
4
3
2
1
PINB4
PINB3
PINB2
PINB1
PINB0
R
R
R
R
N/A
N/A
N/A
N/A
0
PORTA
R/W
0
0
PACR
R/W
0
0
PINA
R
N/A
0
PINB
R
N/A
1062F–AVR–07/06