AD9648 Analog Devices, AD9648 Datasheet - Page 3

no-image

AD9648

Manufacturer Part Number
AD9648
Description
14-Bit, 125 MSPS/105 MSPS, 1.8 V Dual Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9648

Resolution (bits)
14bit
# Chan
2
Sample Rate
125MSPS
Interface
Par
Analog Input Type
Diff-Uni
Ain Range
(2Vref) p-p,2 V p-p
Adc Architecture
Pipelined
Pkg Type
CSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9648BCPZ-105
Manufacturer:
AD
Quantity:
1 001
Part Number:
AD9648BCPZ-125
Manufacturer:
AD
Quantity:
456
Part Number:
AD9648BCPZ-125
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9648BCPZRL7-105
Manufacturer:
ATHEROS
Quantity:
5 194
Part Number:
AD9648BCPZRL7-125
Manufacturer:
AD
Quantity:
456
GENERAL DESCRIPTION
The
105 MSPS/125 MSPS analog-to-digital converter (ADC). It
features a high performance sample-and-hold circuit and on-
chip voltage reference.
The product uses multistage differential pipeline architecture
with output error correction logic to provide 14-bit accuracy at
125 MSPS data rates and to guarantee no missing codes over the
full operating temperature range.
The ADC contains several features designed to maximize
flexibility and minimize system cost, such as programmable
clock and data alignment and programmable digital test pattern
generation. The available digital test patterns include built-in
deterministic and pseudorandom patterns, along with custom
user-defined test patterns entered via the serial port interface (SPI).
AD9648
is a monolithic, dual-channel, 1.8 V supply, 14-bit,
Rev. 0 | Page 3 of 44
A differential clock input controls all internal conversion cycles.
An optional duty cycle stabilizer (DCS) compensates for wide
variations in the clock duty cycle while maintaining excellent
overall ADC performance.
The digital output data is presented in offset binary, Gray code, or
twos complement format. A data output clock (DCO) is provided
for each ADC channel to ensure proper latch timing with receiving
logic. Output logic levels of 1.8 V CMOS or LVDS are supported.
Output data can also be multiplexed onto a single output bus.
The
is specified over the industrial temperature range (−40°C to
+85°C). This product is protected by a U.S. patent.
AD9648
is available in a 64-lead RoHS compliant LFCSP and
AD9648

Related parts for AD9648