AD9434 Analog Devices, AD9434 Datasheet - Page 9

no-image

AD9434

Manufacturer Part Number
AD9434
Description
12-Bit, 370 MSPS/500 MSPS, 1.8 V Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9434

Resolution (bits)
12bit
# Chan
1
Sample Rate
500MSPS
Interface
Par
Analog Input Type
Diff-Bip
Ain Range
1.5 V p-p,Bip 0.75V
Adc Architecture
Pipelined
Pkg Type
CSP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9434BCPZ-370
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9434BCPZ-500
Manufacturer:
TAIYO
Quantity:
20 000
Part Number:
AD9434BCPZ-500
Manufacturer:
ADI/亚德诺
Quantity:
20 000
PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS
Table 7. Pin Function Descriptions—Single Data Rate Mode
Pin No.
0
30, 32 to 34, 37 to 39,
41 to 43, 46
7, 24, 47
8, 23, 48
35
36
40
44
45
31
28
25
26
27
29
49
50
51
52
53
54
55
56
1
2
3
Mnemonic
AGND
AVDD
DRVDD
DRGND
VIN+
VIN−
CML
CLK+
CLK−
VREF
DNC
SDIO
SCLK/DFS
CSB
PWDN
DCO−
DCO+
D0−
D0+
D1−
D1+
D2−
D2+
D3−
D3+
D4−
1
1
DRGND
DRVDD
NOTES
1. DNC = DO NOT CONNECT. DO NOT CONNECT TO THIS PIN.
2. AGND AND DRGND SHOULD BE TIED TO A COMMON
3. THE EXPOSED PADDLE MUST BE SOLDERED TO
D3–
D3+
D4–
D4+
D5–
D5+
D6–
D6+
D7–
D7+
D8–
D8+
QUIET GROUND PLANE.
A GROUND PLANE.
Description
Analog Ground. The exposed paddle must be soldered to a ground plane.
1.8 V Analog Supply.
1.8 V Digital Output Supply.
Digital Output Ground.
Analog Input—True.
Analog Input—Complement.
Common-Mode Output. Enabled through the SPI, this pin provides a reference for the
optimized internal bias voltage for VIN+/VIN−.
Clock Input—True.
Clock Input—Complement.
Voltage Reference Internal/Input/Output. Nominally 0.75 V.
Do Not Connect. Do not connect to this pin. This pin should be left floating.
Serial Port Interface (SPI) Data Input/Output (Serial Port Mode).
Serial Port Interface Clock (Serial Port Mode)/Data Format Select (External Pin Mode).
Serial Port Chip Select (Active Low).
Chip Power-Down.
Data Clock Output—Complement.
Data Clock Output—True.
D0 Complement Output (LSB).
D0 True Output (LSB).
D1 Complement Output.
D1 True Output.
D2 Complement Output.
D2 True Output.
D3 Complement Output.
D3 True Output.
D4 Complement Output.
Figure 4. Pin Configuration—Single Data Rate Mode
10
11
12
13
14
1
2
4
5
6
7
8
9
3
PIN 0 (EXPOSED PADDLE) = AGND
PIN 1
INDICATOR
Rev. A | Page 9 of 28
(Not to Scale)
AD9434
TOP VIEW
42 AVDD
41 AVDD
40 CML
39 AVDD
38 AVDD
37 AVDD
36 VIN–
35 VIN+
34 AVDD
33 AVDD
32 AVDD
31 VREF
30 AVDD
29 PWDN
AD9434

Related parts for AD9434