AD7193 Analog Devices, AD7193 Datasheet - Page 44

no-image

AD7193

Manufacturer Part Number
AD7193
Description
4-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
Manufacturer
Analog Devices
Datasheet

Specifications of AD7193

Resolution (bits)
24bit
# Chan
4
Sample Rate
n/a
Interface
Ser,SPI
Analog Input Type
Diff-Uni,SE-Uni,Usr-Defined Range/Offset
Ain Range
± (Vref/Gain)
Adc Architecture
Sigma-Delta
Pkg Type
SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD7193BRUZ
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD7193BRUZ
Manufacturer:
ADI
Quantity:
5 643
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI
Quantity:
1 000
Part Number:
AD7193BRUZ-REEL
Manufacturer:
ADI原装
Quantity:
20 000
Company:
Part Number:
AD7193BRUZ-REEL
Quantity:
5 000
Part Number:
AD7193BRUZ-SMD
Manufacturer:
TI
Quantity:
5 600
AD7193
Sinc
Zero latency is enabled by setting the single bit (Bit 11) in the
mode register to 1. With zero latency, the complete settling time
is allowed for each conversion. Therefore, the conversion time
when converting on a single channel or when converting on
several channels is constant. The user does not need to consider
the effects of channel changes on the output data rate. When the
channel sequencer is enabled, the AD7193 automatically operates
in zero latency mode.
The output data rate equals
where:
f
f
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
When the analog input is constant or a channel change occurs,
valid conversions are available at a constant output data rate.
When conversions are being performed on a single channel and
a step change occurs on the analog input, the ADC continues to
output fully settled conversions if the step change is synchronized
with the conversion process. If the step change is asynchronous,
one conversion is output from the ADC that is not completely
settled (see Figure 39).
Table 31 provides examples of output data rates and the
corresponding FS values.
Table 31. Examples of Output Data Rates and the
Corresponding Settling Time (Zero Latency)
FS[9:0]
480
96
80
ADC
CLK
is the master clock (4.92 MHz nominal).
is the output data rate.
3
f
ANALOG
OUTPUT
ADC
Zero Latency
INPUT
ADC
= 1/ t
SETTLE
Figure 39. Sinc
Output Data Rate (Hz)
3.3
16.7
20
= f
CLK
/(3 × 1024 × FS[9:0])
3
Zero Latency Operation
1/
f
ADC
Settling Time (ms)
300
60
50
SETTLED
FULLY
Rev. C | Page 44 of 56
Sinc
Figure 40 show the frequency response of the sinc
FS[9:0] is set to 96 and the master clock equals 4.92 MHz. The
output data rate is equal to 50 Hz when zero latency is disabled
and 16.7 Hz when zero latency is enabled. The sinc
50 Hz ± 1 Hz rejection of 95 dB minimum for a stable master clock.
When FS[9:0] is set to 80 and the master clock equals 4.92 MHz,
60 Hz rejection is achieved (see Figure 41). The output data rate
is equal to 60 Hz when zero latency is disabled and 20 Hz when
zero latency is enabled. The sinc
minimum at 60 Hz ± 1 Hz, assuming a stable master clock.
3
–100
–110
–120
–100
–110
–120
–10
–20
–30
–40
–50
–60
–70
–80
–90
50 Hz/60 Hz Rejection
–10
–20
–30
–40
–50
–60
–70
–80
–90
0
0
0
0
Figure 40. Sinc
Figure 41. Sinc
25
30
50
3
3
FREQUENCY (Hz)
FREQUENCY (Hz)
Filter Response (FS[9:0] = 96)
Filter Response (FS[9:0] = 80)
60
75
3
filter has rejection of 95 dB
90
100
120
Data Sheet
125
3
3
filter when
filter gives
150
150

Related parts for AD7193