AD73360 Analog Devices, AD73360 Datasheet - Page 21

• Manufacturer Part Number: AD73360
• Description: 6-Channel AFE Processor for General Purpose Applications Including Industrial Power Metering or Multi-Channel Analog Inputs
• Manufacturer: Analog Devices

Specifications of AD73360

• Resolution (bits): 16bit
• # Chan: 6
• Sample Rate: 2.05MSPS
• Interface: Ser
• Analog Input Type: Diff-Uni,SE-Uni
• Ain Range: 1.6 V p-p,3.2 V p-p
• Adc Architecture: Sigma-Delta
• Pkg Type: QFP,SOIC

INTERFACING
The AD73360 can be interfaced to most modern DSP engines
using conventional serial port connections and an extra enable
control line. Both serial input and output data use an accompa-
nying frame synchronization signal which is active high one
clock cycle before the start of the 16-bit word or during the last
bit of the previous word if transmission is continuous. The serial
clock (SCLK) is an output from the AD73360 and is used to
define the serial transfer rate to the DSP’s Tx and Rx ports.
Two primary configurations can be used: the first is shown in
Figure 11 where the DSP’s Tx data, Tx frame sync, Rx data and
Rx frame sync are connected to the AD73360’s SDI, SDIFS,
SDO and SDOFS respectively. This configuration, referred to
as indirectly coupled or nonframe sync loop-back, has the effect
of decoupling the transmission of input data from the receipt of
output data. When programming the DSP serial port for this
configuration, it is necessary to set the Rx frame sync as an
input to the DSP and the Tx frame sync as an output generated
by the DSP. This configuration is most useful when operating in
mixed mode, as the DSP has the ability to decide how many
words can be sent to the AD73360(s). This means that full con-
trol can be implemented over the device configuration in a given
sample interval. The second configuration (shown in Figure 12)
has the DSP’s Tx data and Rx data connected to the AD73360’s
SDI and SDO, respectively, while the DSP’s Tx and Rx frame
syncs are connected to the AD73360’s SDIFS and SDOFS. In
this configuration, referred to as directly coupled or frame sync
loop-back, the frame sync signals are connected together and
the input data to the AD73360 is forced to be synchronous with
the output data from the AD73360. The DSP must be pro-
grammed so that both the Tx and Rx frame syncs are inputs as
the AD73360’s SDOFS will be input to both. This configura-
tion guarantees that input and output events occur simulta-
neously and is the simplest configuration for operation in normal
Data Mode. Note that when programming the DSP in this
configuration it is advisable to preload the Tx register with the
first control word to be sent before the AD73360 is taken out of
reset. This ensures that this word will be transmitted to coincide
with the first output word from the device(s).
Digital Interfacing
The AD73360 is designed to easily interface to most common
DSPs. The SCLK, SDO, SDOFS, SDI and SDIFS must be
connected to the SCLK, DR, RFS, DT and TFS pins of the
DSP respectively. The SE pin may be controlled from a parallel
output pin or flag pin such as FL0–2 on the ADSP-21xx (or XF
on the TMS320C5x) or, where SPORT power-down is not
required, it can be permanently strapped high using a suitable
pull-up resistor. The RESET pin may be connected to the sys-
tem hardware reset structure or it may also be controlled using a
dedicated control line. In the event of tying it to the global
system reset, it is necessary to operate the device in mixed
mode, which allows a software reset, otherwise there is no con-
venient way of resetting the device. Figures 11 and 12 show
typical connections to an ADSP-2181 while Figures 13 and 14
show typical connections to an ADSP-21xx and a TMS320C5x,
respectively.
REV. A
–21–
Figure 11. Indirectly Coupled or Nonframe Sync Loop-
Back Configuration
Figure 12. Directly Coupled or Frame Sync Loop-
Back Configuration
Figure 14. AD73360 Connected to TMS320C5x
Figure 13. AD73360 Connected to ADSP-21xx
TMS320C5x
ADSP-21xx
ADSP-21xx
ADSP-21xx
DSP
DSP
DSP
DSP
TFS
DT
SCLK
DR
RFS
TFS
DT
SCLK
DR
RFS
TFS
DT
SCLK
DR
RFS
FL0
FL1
FSX
DX
CLKX
CLKR
DR
FSR
XF
SDOFS
SDOFS
SDOFS
RESET
SDOFS
RESET
SDIFS
SDIFS
SDIFS
SDIFS
SCLK
SCLK
SCLK
SCLK
SDO
SDO
SDO
SDO
SDI
SDI
SDI
SDI
SE
SE
AD73360
FRONT-END
FRONT-END
ANALOG
ANALOG
AD73360
AD73360
AD73360
AD73360