AD9203 Analog Devices, AD9203 Datasheet

no-image

AD9203

Manufacturer Part Number
AD9203
Description
10-Bit, 40 MSPS, Low-Power Analog-to-Digital Converter
Manufacturer
Analog Devices
Datasheet

Specifications of AD9203

Resolution (bits)
10bit
# Chan
1
Sample Rate
40MSPS
Interface
Par
Analog Input Type
Diff-Uni,SE-Uni
Ain Range
1 V p-p,2 V p-p,Uni 1.0V,Uni 2.0V
Adc Architecture
Pipelined
Pkg Type
SOP

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD9203
Manufacturer:
AD
Quantity:
20
Part Number:
AD9203ARU
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9203ARURL7
Manufacturer:
ADI
Quantity:
2 051
Part Number:
AD9203ARUZ
Manufacturer:
ADI
Quantity:
36
Part Number:
AD9203ARUZ
Manufacturer:
ADI/PBF
Quantity:
28
Part Number:
AD9203ARUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD9203ARUZRL7
Manufacturer:
AD
Quantity:
858
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI
Quantity:
2 050
Part Number:
AD9203ARUZRL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
FEATURES
CMOS 10-Bit, 40 MSPS sampling A/D converter
Power dissipation: 74 mW (3 V supply, 40 MSPS)
17 mW (3 V supply, 5 MSPS)
Operation between 2.7 V and 3.6 V supply
Differential nonlinearity: −0.25 LSB
Power-down (standby) mode, 0.65 mW
ENOB: 9.55 @ f
Out-of-range indicator
Adjustable on-chip voltage reference
IF undersampling up to f
Input range: 1 V to 2 V p-p differential or single-ended
Adjustable power consumption
Internal clamp circuit
APPLICATIONS
CCD imaging
Video
Portable instrumentation
IF and baseband communications
Cable modems
Medical ultrasound
GENERAL DESCRIPTION
The AD9203 is a monolithic low power, single supply, 10-bit,
40 MSPS analog-to-digital converter, with an on-chip voltage
reference. The AD9203 uses a multistage differential pipeline
architecture and guarantees no missing codes over the full
operating temperature range. Its input range may be adjusted
between 1 V and 2 V p-p.
The AD9203 has an onboard programmable reference. An
external reference can also be chosen to suit the dc accuracy
and temperature drift requirements of an application.
An external resistor can be used to reduce power consumption
when operating at lower sampling rates. This yields power
savings for users who do not require the maximum sample rate.
This feature is especially useful at sample rates far below 40
MSPS. Excellent performance is still achieved at reduced power.
For example, 9.7 ENOB performance may be realized with only
17 mW of power, using a 5 MHz clock.
A single clock input is used to control all internal conversion
cycles. The digital output data is presented in straight binary or
twos complementary output format by using the DFS pin. An
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable.
However, no responsibility is assumed by Analog Devices for its use, nor for any
infringements of patents or other rights of third parties that may result from its use.
Specifications subject to change without notice. No license is granted by implication
or otherwise under any patent or patent rights of Analog Devices. Trademarks and
registered trademarks are the property of their respective owners.
IN
= 20 MHz
IN
= 130 MHz
out-of-range signal (OTR) indicates an overflow condition that
can be used with the most significant bit to determine over- or
underrange.
The AD9203 can operate with a supply range from 2.7 V to 3.6
V, an attractive option for low power operation in high-speed
portable applications.
The AD9203 is specified over industrial (−40°C to +85°C)
temperature ranges and is available in a 28-lead TSSOP package.
PRODUCT HIGHLIGHTS
Low Power—The AD9203 consumes 74 mW on a 3 V supply
operating at 40 MSPS. In standby mode, power is reduced to
0.65 mW.
High Performance—Maintains better than 9.55 ENOB at 40
MSPS input signal from dc to Nyquist.
Very Small Package—The AD9203 is available in a 28-lead
TSSOP.
Programmable Power—The AD9203 power can be further
reduced by using an external resistor at lower sample rates.
Built-In Clamp Function—Allows dc restoration of video
signals.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.326.8703
REFSENSE
CLAMPIN
CLAMP
REFBF
REFTF
VREF
AINN
AINP
10-Bit, 40 MSPS, 3 V, 74 mW
FUNCTIONAL BLOCK DIAGRAM
A/D
0.5V
SHA
AVSS
+
CLK
D/A
REFERENCE
BANDGAP
© 2004 Analog Devices, Inc. All rights reserved.
AVDD
PWRCON
GAIN
Figure 1.
CORRECTION LOGIC
OUTPUT BUFFERS
DFS
A/D
A/D Converter
SHA
D/A
DRVDD
GAIN
DRVSS
AD9203
www.analog.com
10
AD9203
A/D
STBY
3-STATE
OTR
D9 (MSB)
D0 (LSB)

Related parts for AD9203

AD9203 Summary of contents

Page 1

... The AD9203 can operate with a supply range from 2 3 attractive option for low power operation in high-speed portable applications. The AD9203 is specified over industrial (−40°C to +85°C) temperature ranges and is available in a 28-lead TSSOP package ...

Page 2

... AD9203 TABLE OF CONTENTS Specifications..................................................................................... 3 Absolute Maximum Ratings............................................................ 5 Thermal Characteristics .............................................................. 5 ESD Caution.................................................................................. 5 Pin Configuration and Function Descriptions............................. 6 Terminology ...................................................................................... 7 Typical Performance Characteristics ............................................. 8 Operations ....................................................................................... 11 Theory of Operation .................................................................. 11 Operational Modes..................................................................... 11 Input and Reference Overview ................................................. 12 Internal Reference Connection ................................................ 12 External Reference Operation .................................................. 13 Clamp Operation........................................................................ 13 REVISION HISTORY 8/04—Data sheet changed from Rev Rev. B Changes to Table 5.......................................................................... 16 4/01— ...

Page 3

... P 0.65 1.2 D PSRR 0.04 ± 0.25 SINAD 59.7 57.2 59.3 ENOB 9.6 9.2 9.55 SNR 60.0 57.5 59.5 THD −76.0 −74.0 −65.0 SFDR 80 67.8 78 Rev Page AD9203 Unit Conditions Bits MSPS Clock Cycles V p rms MHz mV Switched, Single-Ended V REFSENSE = VREF V REFSENSE = GND mV mV 1.0 mA Load 4.8 MHz, Output Bus Load = 10pF IN ...

Page 4

... OH High Level Output Voltage (I = 0.5 mA) OH Low Level Output Voltage (I = 1.6 mA) OL Low Level Output Voltage ( µ Differential Input (2 V p-p). 2 The AD9203 will convert at clock rates as low as 20 kHz. ANALOG INPUT CLOCK DATA OUT Symbol Min Typ Max IMD ...

Page 5

... AVDD + 0.3 V sections of this specification is not implied. Exposure to AVDD + 0.3 V absolute maximum ratings for extended periods may affect AVDD + 0.3 V device reliability. AVDD + 0.3 V AVDD + 0.3 V AVDD + 0.3 V AVDD + 0.3 V 150 °C +150 °C THERMAL CHARACTERISTICS 28-Lead TSSOP 300 ° 97.9°C 14.0°C/W C Rev Page AD9203 ...

Page 6

... Inverting Analog Input. 27 AVSS Analog Ground. 28 AVDD Analog Supply. DRVSS AVDD 1 28 DRVDD AVSS 2 27 (LSB) D0 AINN AINP REFBF 5 24 AD9203 D3 6 VREF 23 TOP VIEW D4 REFTF 7 22 (Not to Scale PWRCON 21 D6 CLAMPIN CLAMP 19 D8 REFSENSE 11 18 ...

Page 7

... Pipeline Delay (Latency) The number of clock cycles between conversion initiation and the associated output data being made available. New output data is provided on every rising edge. Rev Page AD9203 ...

Page 8

... AD9203 TYPICAL PERFORMANCE CHARACTERISTICS AVDD = 3 V, DRVDD = MSPS Internal Reference, PWRCON = AVDD, 50% Duty Cycle, unless otherwise noted SINGLE-ENDED INPUT 59 2V DIFFERENTIAL INPUT DIFFERENTIAL INPUT SINGLE-ENDED INPUT INPUT FREQUENCY (MHz) Figure 4. SNR vs. Input Frequency and Configuration ...

Page 9

... MHz MHz, Sample Rate = 40 MSPS 2 V Differential Input, 8192 Point FFT 2.5 800 900 1024 Rev Page AD9203 100 200 300 400 500 600 700 800 900 Figure 13. Typical DNL Performance SNR = 59.9dB THD = –75dB SFDR = 82dB 2.5E+6 5 ...

Page 10

... AD9203 0 –1 –2 –3 –4 –5 –6 –7 –8 –9 10 100 INPUT FREQUENCY (MHz) Figure 16. Full Power Bandwidth 3500 3000 1V REFERENCE 2500 2000 0.5V REFERENCE 1500 1000 500 0 0 200 400 600 OFF-TIME (ms) Figure 17. Wake-Up Time vs. Off Time (VREF Decoupling = 10 µF) 0.2 0.1 0 –0.1 – ...

Page 11

... For example p-p signal may be applied to AINP while reference is applied to AINN. The AD9203 will then accept a signal varying between 2 V and 0 V. See Figure 19, Figure 20, and Figure 21 for more details. ...

Page 12

... Figure 19 illustrates the input configured with reference. This will set the single-ended input of the AD9203 in the 2 V span (2 × VREF). This example shows the AINN input is tied to the 1 V VREF. This will configure the AD9203 to accept input centered around ...

Page 13

... A3 1.5kΩ 0.1µF AVDD Figure 22. External Reference Configuration CLAMP OPERATION The AD9203 contains an internal clamp. It may be used when REFTF 1.875V operating the input in a single-ended mode. This clamp is very 0.1µF useful for clamping NTSC and PAL video signals to ground. ADC The clamp cannot be used in the differential input mode. ...

Page 14

... The ac-coupling capacitors integrate the switching transients present at the input of the AD9203 and cause a net dc bias current, IB, to flow into the input. The magnitude of the bias current increases as the signal changes and as the clock frequency increases. This bias current will result in an offset error of (R1 + R2) IB ...

Page 15

... T16–6T with an impedance ratio of 16, effectively steps up the signal amplitude, thus further reducing the driving requirements of the signal source. The AD9203 can be easily configured for either p p-p input span by setting the internal reference. Other input spans can be realized with two external gain setting resistors as > ...

Page 16

... Each of the AD9203 digital control inputs, 3-STATE, DFS, and STBY are referenced to analog ground. CLK is also referenced to analog ground. A low power mode feature is provided such that for STBY = HIGH and the static power of the AD9203 drops to 0.65 mW. Asserting the DFS pin high will invert the MSB pin, changing the data to a twos complement format ...

Page 17

... Figure 32. Output Data Format G1 = 20dB G2 = 20dB SAW FILTER 50Ω OUTPUT 50Ω 200Ω 22.1Ω 93.1Ω Figure 33. Simplified IF Sampling Circuit Rev Page – LSB +FS – 1 LSB AD9203 BANDPASS MINI CIRCUITS FILTER T4-6T 50Ω 1:4 AINP 200Ω AINN AVDD/2 AD9203 +FS ...

Page 18

... Only the 2 V span should be used for undersampling beyond 20 MHz. A DNL of ±0.25 LSB combined with low thermal input referred noise allows the AD9203 in the 2 V span to provide > SNR for a baseband input sine wave. Also, its low aperture jitter of 1.2 ps rms ensures minimum SNR degradation at higher IF frequencies ...

Page 19

... Figure 36. Ultrasound Connection for the AD9203 Figure 36 illustrates the AD604 variable gain amplifier configured for time gain compensation (TGC). The low power AD9203 is powered from supply rail while the high performance AD604 is powered from 5 V supply rails. An AD8138 is used to drive the AD9203. This is implemented due to the ability of differential drive techniques to cancel common- mode noise and input anomalies ...

Page 20

... AD9203 EVALUATION BOARD The AD9203 evaluation board is shipped wired for 2 V differential operation. The board should be connected to power and test equipment as shown in Figure 38 easily configured SYNTHESIZER ANTI- 1MHz 1.9V p-p ALIASING HP8644 FILTER SYNTHESIZER 40MHz 1V p-p HP8644 for single-ended and differential operation as well and 2 V spans ...

Page 21

... Figure 39. Evaluation Board (Rev. C) Rev Page AD9203 ...

Page 22

... AD9203 Figure 40. Evaluation Board (Rev. C) Rev Page ...

Page 23

... Figure 41. Evaluation Board Component Side Assembly (Not to Scale) Figure 42. Evaluation Board Component Side (Not to Scale) Figure 43. Evaluation Board Solder Side Assembly (Not to Scale) Rev Page AD9203 ...

Page 24

... AD9203 Figure 44. Evaluation Board Solder Side (Not to Scale) Figure 45. Evaluation Board Ground Plane (Not to Scale) Figure 46. Evaluation Board Power Plane (Not to Scale) Rev Page ...

Page 25

... OUTLINE DIMENSIONS PIN 1 0.15 0.05 COPLANARITY ORDERING GUIDE Model Temperature Range AD9203ARU −40°C to +85°C AD9203ARURL7 −40°C to +85°C 1 AD9203ARUZ −40°C to +85°C 1 AD9203ARUZRL7 −40°C to +85°C AD9203- Pb-free part. 9.80 9.70 9. 4.50 4.40 4. 0.65 BSC 1.20 MAX 0.30 0.20 SEATING 0.19 0.09 PLANE 0.10 COMPLIANT TO JEDEC STANDARDS MO-153AE Figure 47 ...

Page 26

... AD9203 NOTES Rev Page ...

Page 27

... NOTES Rev Page AD9203 ...

Page 28

... AD9203 NOTES © 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00573–0–8/04(B) Rev Page ...

Related keywords