AD5330 Analog Devices, AD5330 Datasheet - Page 9

no-image

AD5330

Manufacturer Part Number
AD5330
Description
Manufacturer
Analog Devices
Datasheet

Specifications of AD5330

Resolution (bits)
8bit
Dac Update Rate
167kSPS
Dac Settling Time
6µs
Max Pos Supply (v)
+5.5V
Single-supply
Yes
Dac Type
Voltage Out
Dac Input Format
Par

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5330BRU-REEL7
Manufacturer:
AD
Quantity:
7 276
Part Number:
AD5330BRU-REEL7
Manufacturer:
ADI
Quantity:
8 000
Part Number:
AD5330BRUZ
Manufacturer:
VK
Quantity:
3 200
Part Number:
AD5330BRUZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5330BRUZ-REEL7
Manufacturer:
ATMEL
Quantity:
2 804
Part Number:
AD5330BRUZ-REEL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5330BRUZREEL7
Manufacturer:
AD
Quantity:
6 968
Table 7. AD5340 Pin Function Descriptions
Pin No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15 to 24
LDAC
GAIN
DB
DB
BUF
CLR
DB
DB
WR
CS
. .
10
11 2
Mnemonic
DB
DB
BUF
V
V
NC
GND
CS
WR
GAIN
CLR
LDAC
PD
V
DB
9
0
REF
OUT
DD
10
24
15
11
12
1
3
8
9
10
11
0
to DB
9
RESET
Ground reference point for all circuitry on the part.
Gain Control Pin. This controls whether the output range from the DAC is 0 V to V
Description
Parallel Data Input.
Most Significant Bit of Parallel Data Input.
Buffer Control Pin. This pin controls whether the reference input to the DAC is buffered or unbuffered.
Reference Input.
Output of DAC. Buffered output with rail-to-rail operation.
No Connect.
Active Low Chip Select Input. This is used in conjunction with WR to write data to the parallel interface.
Active Low Write Input. This is used in conjunction with CS to write data to the parallel interface.
Asynchronous active low control input that clears all input registers and DAC registers to zero.
Active low control input that updates the DAC registers with the contents of the input registers.
Power-Down Pin. This active low control pin puts the DAC into power-down mode.
Power Supply Input. These parts can operate from 2.5 V to 5.5 V and the supply should be decoupled with a
10 μF capacitor in parallel with a 0.1 μF capacitor to GND.
Ten Parallel Data Inputs.
POWER-ON
REGISTER
RESET
INPUT
Figure 7. AD5340 Functional Block Diagram
REGISTER
DAC
12-BIT
V
DAC
REF
4
Rev. A | Page 9 of 28
BUFFER
AD5340
V
14
POWER-DOWN
DD
LOGIC
PD
13
GND
7
5
V
AD5330/AD5331/AD5340/AD5341
OUT
LDAC
Figure 8. AD5340 Pin Configuration
GAIN
DB
DB
V
V
REF
GND
BUF
CLR
REF
OUT
WR
NC
CS
10
11
or 0 V to 2 × V
10
11
12
1
2
3
4
5
6
7
8
9
(Not to Scale)
AD5340
TOP VIEW
12-BIT
REF
.
24
23
22
21
20
19
18
17
16
15
14
13
DB
DB
DB
DB
DB
DB
DB
DB
DB
DB
V
PD
DD
9
8
7
6
5
4
3
2
1
0

Related parts for AD5330