ADV7127

Manufacturer Part NumberADV7127
DescriptionCMOS 240 MHz 10-Bit High Speed Video DAC
ManufacturerAnalog Devices
ADV7127 datasheet
 


Specifications of ADV7127

Resolution (bits)10bitDac Update Rate240MSPS
Dac Settling Time15nsMax Pos Supply (v)+5.25V
Single-supplyYesDac TypeCurrent Out
Dac Input FormatPar  
1
Page 1
2
Page 2
3
Page 3
4
Page 4
5
Page 5
6
Page 6
7
Page 7
8
Page 8
9
Page 9
10
Page 10
11
12
13
14
15
16
Page 1/16

Download datasheet (308Kb)Embed
Next
a
FEATURES
240 MSPS Throughput Rate
10-Bit D/A Converters
SFDR
–70 dB typ: f
= 50 MHz; f
CLK
OUT
–53 dB typ: f
= 140 MHz; f
CLK
OUT
RS-343A/RS-170 Compatible Output
Complementary Outputs
DAC Output Current Range: 2 mA to 26 mA
TTL Compatible Inputs
Internal Voltage Reference (1.23 V) on TSSOP Package
Single Supply +5 V/+3.3 V Operation
28-Lead SOIC Package and 24-Lead TSSOP Package
Low Power Dissipation (30 mW min @ 3 V)
Low Power Standby Mode (10 mW min @ 3 V)
Power-Down Mode (60 mW min @ 3 V)
Power-Down Mode Available on TSSOP Package
Industrial Temperature Range (–40 C to +85 C)
APPLICATIONS
Digital Video Systems (1600
High Resolution Color Graphics
Digital Radio Modulation
Image Processing
Instrumentation
Video Signal Reconstruction
Direct Digital Synthesis (DDS)
Wireless LAN
GENERAL DESCRIPTION
®
The ADV7127 (ADV
) is a high speed, digital-to-analog con-
vertor on a single monolithic chip. It consists of a 10-bit,
video D/A converter with on-board voltage reference, comple-
mentary outputs, a standard TTL input interface and high
impedance analog output current sources.
The ADV7127 has a 10-bit wide input port. A single +5 V/
+3.3 V power supply and clock are all that are required to make
the part functional.
The ADV7127 is fabricated in a CMOS process. Its monolithic
CMOS construction ensures greater functionality with lower
power dissipation. The ADV7127 is available in a small outline
28-lead SOIC or 24-lead TSSOP package.
ADV is a registered trademark of Analog Devices, Inc.
REV. 0
Information furnished by Analog Devices is believed to be accurate and
reliable. However, no responsibility is assumed by Analog Devices for its
use, nor for any infringements of patents or other rights of third parties
which may result from its use. No license is granted by implication or
otherwise under any patent or patent rights of Analog Devices.
= 1 MHz
= 40 MHz
D9–D0
PDOWN*
PSAVE
CLOCK
1200 @ 100 Hz)
The ADV7127 TSSOP package also has a power-down mode.
Both ADV7127 packages have a power standby mode.
The ADV7127 TSSOP package has an on-board voltage refer-
ence circuit. The ADV7127 SOIC package requires an external
reference.
PRODUCT HIGHLIGHTS
1. 240 MSPS Throughput.
2. Guaranteed monotonic to 10 bits.
3. Compatible with a wide variety of high resolution color
graphics systems including RS-343A and RS-170A.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781/329-4700
Fax: 781/326-8703
CMOS, 240 MHz
10-Bit High Speed Video DAC
ADV7127
FUNCTIONAL BLOCK DIAGRAM
V
AA
10
DATA
10
DAC
REGISTER
POWER–
VOLTAGE*
DOWN
REFERENCE
MODE
CIRCUIT
ADV7127
GND
R
COMP
SET
*ON TSSOP VERSION ONLY
World Wide Web Site: http://www.analog.com
© Analog Devices, Inc., 1998
I
OUT
I
OUT
V
REF

ADV7127 Summary of contents

  • Page 1

    ... D/A converter with on-board voltage reference, comple- mentary outputs, a standard TTL input interface and high impedance analog output current sources. The ADV7127 has a 10-bit wide input port. A single +5 V/ +3.3 V power supply and clock are all that are required to make the part functional. ...

  • Page 2

    ... ADV7127–SPECIFICATIONS 5 V SOIC SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage Input Current PSAVE Pull-Up Current Input Capacitance ANALOG OUTPUTS Output Current ...

  • Page 3

    ... MHz and 140 MHz + 240 MHz. MIN MAX 2 This power-down feature is only available on the ADV7127 in the TSSOP package. 3 Gain error = ((Measured (FSC)/Ideal (FSC) –1) 4 Internal voltage reference is available only on the ADV7127 TSSOP package. ...

  • Page 4

    ... ADV7127–SPECIFICATIONS 3.3 V SOIC SPECIFICATIONS Parameter STATIC PERFORMANCE Resolution (Each DAC) Integral Nonlinearity (BSL) Differential Nonlinearity DIGITAL AND CONTROL INPUTS Input High Voltage Input Low Voltage Input Current PSAVE Pull-Up Current Input Capacitance ANALOG OUTPUTS Output Current Output Compliance Range, V ...

  • Page 5

    ... MHz and 140 MHz + 240 MHz. MIN MAX 3 This power-down feature is only available on the ADV7127 in the TSSOP package. 4 Gain error = ((Measured (FSC)/Ideal (FSC) –1) 5 Internal voltage reference is available only on the ADV7127 TSSOP package. ...

  • Page 6

    ... Measured from 50% point of full-scale transition final value. 6 Guaranteed by characterization max specification production tested at 125 MHz and 5 V. Limits specified here are guaranteed by characterization. CLK 8 This power-down feature is only available on the ADV7127 in the TSSOP package. Specifications subject to change without notice V–5. 1.235 ...

  • Page 7

    ... Measured from 50% point of full-scale transition final value. 6 Guaranteed by characterization max specification production tested at 125 MHz and 5 V limits specified here are guaranteed by characterization. CLK 8 This power-down feature is only available on the ADV7127 in the TSSOP package. Specifications subject to change without notice. CLOCK DIGITAL INPUTS (D9–D0) ANALOG OUTPUTS (I , ...

  • Page 8

    ... ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADV7127 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality ...

  • Page 9

    ... Power Save Control Pin. The part is put into standby mode when PSAVE is low. The internal voltage reference circuit is still active on the TSSOP in this case. PDOWN Power-Down Control Pin (24-Lead TSSOP Only). The ADV7127 completely powers down, including the voltage reference circuit, when PDOWN is low. TERMINOLOGY ...

  • Page 10

    ... ADV7127 5 V–Typical Performance Characteristics ( 1.235 17. REF OUT 70 60 SFDR (DE) 50 SFDR (SE 0.1 1.0 2.51 5.04 20.2 40.4 100 FREQUENCY – MHz Figure 2. SFDR vs OUT CLOCK 140 MHz (Single-Ended and Differential 2nd HARMONIC 72 3rd HARMONIC 70 4th HARMONIC 68 66 ...

  • Page 11

    ... OUT Figure 15. Linearity vs. I –5 3.3V CLK = 140MHz AA f OUT SING O/P –45.0 –85.0 0kHz 35.0MHz START Figure 18. Single-Tone SFDR @ f = 140 MHz ( MHz) CLOCK OUT1 –11– ADV7127 = + 72.0 71.8 SFDR (f = 1MHz) OUT 71.6 71.4 71.2 71.0 70.8 70.6 70 100 TEMPERATURE – Figure 13. SFDR vs. Temperature @ CLOCK f ...

  • Page 12

    ... The required CLOCK frequency is thus 78.6 MHz. All video data and control inputs are latched into the ADV7127 on the rising edge of CLOCK, as previously described in the Digital Inputs section recommended that the CLOCK input to the ADV7127 be driven by a TTL buffer (e.g., 74F244). I OUT ...

  • Page 13

    ... The on-board operational amplifier stabilizes the full-scale output current against temperature and power supply variations. Analog Output The analog output of the ADV7127 is a high impedance current source. The current output is capable of directly driving a 37.5 load, such as a doubly terminated 75 ...

  • Page 14

    ... It is important to note that while the ADV7127 contains cir- cuitry to reject power supply noise, this rejection decreases with frequency high frequency switching power supply is used, the designer should pay close attention to reducing power sup- ply noise ...

  • Page 15

    ... Digital signal lines should not overlay the analog power plane. Due to the high clock rates used, long clock lines to the ADV7127 should be avoided minimize noise pickup. Any active pull-up termination resistors for the digital inputs should be connected to the regular PCB power plane (V not the analog power plane ...

  • Page 16

    ... ADV7127 0.0118 (0.30) 0.0040 (0.10) 0.006 (0.15) 0.002 (0.05) SEATING PLANE OUTLINE DIMENSIONS Dimensions shown in inches and (mm). 28-Lead SOIC (R-28) 0.7125 (18.10) 0.6969 (17.70 PIN 1 0.1043 (2.65) 0.0926 (2.35) 0.0500 0.0192 (0.49) SEATING 0.0125 (0.32) (1.27) 0.0138 (0.35) PLANE BSC 0.0091 (0.23) 24-Lead TSSOP (RU-24) 0.311 (7.90) 0.303 (7.70 PIN 1 0.0433 (1.10) MAX 8° 0.0256 (0.65) 0.0118 (0.30) 0° ...