ADP5042

Manufacturer Part NumberADP5042
DescriptionMicro PMU with 0.8 A Buck, Two 300 mA LDOs, Supervisory, Watchdog and Manual Reset
ManufacturerAnalog Devices
ADP5042 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
Page 20/32

Download datasheet (2Mb)Embed
PrevNext
ADP5042
the amount of current that can flow from the input to the
output. The negative current limit prevents the inductor
current from reversing direction and flowing out of the load.
100% Duty Operation
With a dropping input voltage or with an increase in load
current, the buck may reach a limit where, even with the PFET
switch on 100% of the time, the output voltage drops below the
desired output voltage. At this limit, the buck transitions to a
mode where the PFET switch stays on 100% of the time. When
the input conditions change again and the required duty cycle
falls, the buck immediately restarts PWM regulation without
allowing overshoot on the output voltage.
LDO SECTION
The ADP5042 contains two LDOs with low quiescent current,
low dropout linear regulator, and provides up to 300 mA of
output current. Drawing a low 15 μA quiescent current (typical)
at no load makes the LDO ideal for battery-operated portable
equipment.
The LDO operates with an input voltage range of 1.7 V to 5.5 V.
The wide operating range makes these LDOs suitable for
cascading configurations where the LDO supply voltage is
provided from the buck regulator.
The LDOs also provide high power supply rejection ratio (PSRR),
low output noise, and excellent line and load transient response
with just a small 1 µF ceramic input and output capacitor.
LDO2 is optimized to supply analog circuits because it offers
better noise performance compared to LDO1. LDO1 should be
used in applications where noise performance is not critical.
Internally, one LDO consists of a reference, an error amplifier,
a feedback voltage divider, and a PMOS pass transistor. Output
current is delivered via the PMOS pass device, which is con-
trolled by the error amplifier. The error amplifier compares
the reference voltage with the feedback voltage from the output
and amplifies the difference. If the feedback voltage is lower
than the reference voltage, the gate of the PMOS device is
pulled lower, allowing more current to flow and increasing
the output voltage. If the feedback voltage is higher than the
reference voltage, the gate of the PMOS device is pulled higher,
reducing the current flowing to the output.
SUPERVISORY SECTION
The ADP5042 provides microprocessor supply voltage super-
vision by controlling the reset input of the microprocessor.
Code execution errors are avoided during power-up, power-
down, and brownout conditions by asserting a reset signal when
the supply voltage is below a preset threshold and by allowing
supply voltage stabilization with a fixed timeout reset pulse
after the supply voltage rises above the threshold. In addition,
problems with microprocessor code execution can be monitored
and corrected with a dual-watchdog timer.
Reset Output
The ADP5042 has an active-low, open-drain reset output. This
output structure requires an external pull-up resistor to connect
the reset output to a voltage rail that is no higher than 6 V. The
resistor should comply with the logic low and logic high voltage
level requirements of the microprocessor while supplying input
current and leakage paths on the nRSTO pin. A 10 kΩ resistor is
adequate in most situations.
The reset output is asserted when the monitored rail is below
the reset threshold (V
), when WDI1 or WDI2 is not serviced
TH
within the watchdog timeout period (t
asserted for the duration of the reset active timeout period (t
after V
rises above the reset threshold or after the watchdog
CC
timer times out. Figure 57 illustrates the behavior of the reset
output, nRSTO, and it assumes that VOUT2 is selected as the
rail to be monitored and supplies the external pull-up connected
to the nRSTO output.
VOUT2
V
TH
1V
VOUT2
0V
VOUT2
t
RP1
nRSTO
0V
t
RSTO
RP1
1V
0V
Figure 57. Reset Timing Diagram
The reset threshold voltage and the sensed rail (VOUT1,
VOUT2, VOUT3, or AVIN) are factory programmed. Refer to
Table 16 for a complete list of the reset thresholds available for
the ADP5042.
When monitoring the input supply voltage, AVIN, if the
selected reset threshold is below the UVLO level (factory
programmable to 2.25 V or 3.6 V) the reset output, nRSTO, is
asserted low as soon as the input voltage falls below the UVLO
threshold. Below the UVLO threshold, the reset output is
maintained low down to ~1 V VIN. This it to ensure that the reset
output is not released when there is sufficient voltage on the rail
supplying a processor to restart the processor operations.
Manual Reset Input
The ADP5042 features a manual reset input ( MR ) which, when
driven low, asserts the reset output. When MR transitions from
low to high, reset remains asserted for the duration of the reset
active timeout period before deasserting. The MR input has a
52 kΩ, internal pull-up, connected to AVIN, so that the input is
always high when unconnected. An external push-button
switch can be connected between MR and ground so that the
user can generate a reset. Debounce circuitry for this purpose is
integrated on chip. Noise immunity is provided on the MR input,
and fast, negative-going transients of up to 100 ns (typical) are
ignored. A 0.1 µF capacitor between MR and ground provides
additional noise immunity.
Rev. A | Page 20 of 32
Data Sheet
and t
). Reset remains
WD1
WD12
)
RP
V
TH
t
RD
t
RD