ADP5042

Manufacturer Part NumberADP5042
DescriptionMicro PMU with 0.8 A Buck, Two 300 mA LDOs, Supervisory, Watchdog and Manual Reset
ManufacturerAnalog Devices
ADP5042 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
Page 21
22
Page 22
23
Page 23
24
Page 24
25
Page 25
26
Page 26
27
Page 27
28
Page 28
29
Page 29
30
Page 30
31
32
Page 21/32

Download datasheet (2Mb)Embed
PrevNext
Data Sheet
Watchdog 1 Input
The ADP5042 features a watchdog timer that monitors micro-
processor activity. A timer circuit is cleared with every low-to-
high or high-to-low logic transition on the watchdog input pin
(WDI1), which detects pulses as short as 80 ns. If the timer
counts through the preset watchdog timeout period (t
is asserted. The microprocessor is required to toggle the WDI1
pin to avoid being reset. Failure of the microprocessor to toggle
WDI1 within the timeout period, therefore, indicates a code
execution error, and the reset pulse generated restarts the
microprocessor in a known state.
As well as logic transitions on WDI1, the watchdog timer is also
cleared by a reset assertion due to an undervoltage condition on
the monitored rail. When reset is asserted, the watchdog timer
is cleared and does not begin counting again until reset deasserts.
Watchdog 1 timer can be disabled by leaving WDI1 floating or
by three-stating the WDI1 driver. The pin WMOD controls the
Watchdog 1 operating mode. If WMOD is set to logic level low,
Watchdog 1 is enabled as long as WDI1 is not in three-state. If
WMOD is set to logic level high, Watchdog 1 is always active
and cannot be disabled by a three-state condition. WMOD
input has an internal 200 kΩ pull-down resistor.
Watchdog 1 timeout is factory set to two possible values as
indicated in Table 18.
AVIN/VINx/ENx
V
OUT1
0V
V
OUT3
0V
V
OUT2
0V
n RSTO
0V
WDI2
0V
WSTAT
Figure 59. Watchdog 2 Timing Diagram (Assuming That VOUT2 Is the Monitored Rail)
V
SENSED
n RSTO
), reset
WDI1
WD1
Watchdog 2 Input
The ADP5042 features an additional watchdog timer that
monitors microprocessor activity in parallel to the first watchdog
with a much longer timeout. This provides additional security
and safety in case Watchdog 1 is incorrectly strobed. A timer
circuit is cleared with every low-to-high or high-to-low logic
transition on the watchdog input pin (WDI2), which detects pulses
as short as 8 µs. If the timer counts through the preset watchdog
timeout period (t
cycle of all regulators . The microprocessor is required to toggle
the WDI2 pin to avoid being reset and powered down. Failure
of the microprocessor to toggle WDI2 within the timeout period,
therefore, indicates a code execution error, and the reset output
nRSTO is forced low for
off for the t
activated according to a predefined sequence (see Table 9). Finally,
the reset line (nRSTO) is asserted for
clean power-up of the system and proper reset.
As well as logic transitions on WDI2, the watchdog timer is also
cleared by a reset assertion due to an undervoltage condition on
the VTH monitored rail which can be factory programmable
between VOUT1, VOUT2, VOUT3, and AVIN (see Table 21).
When reset is asserted, the watchdog timer is cleared and does
not begin counting again until reset deasserts.
Watchdog 2 timeout is factory set to seven possible values as
indicated in Table 19. One additional option allows Watchdog 2
to be factory disabled.
t
D1
t
D2
V
TH
t
t
WD2
RP1
Rev. A | Page 21 of 32
V
TH
1V
0V
t
t
RP1
WD1
0V
0V
Figure 58. Watchdog 1 Timing Diagram
), reset is asserted, followed by a power
WD2
Then, all the regulators are turned
t
.
RP2
time. After the t
period, the regulators are re-
POFF
POFF
. This guarantees a
t
RP1
t
POFF
t
D1
t
D2
t
t
RP2
RP1
t
WDCLEAR
ADP5042
t
RP1