PCM9211PTR

Manufacturer Part NumberPCM9211PTR
DescriptionIC TXRX DGTL AUDIO 216KHZ 48LQFP
ManufacturerTexas Instruments
TypeTransceiver
PCM9211PTR datasheet
 


Specifications of PCM9211PTR

ApplicationsHome TheaterMounting TypeSurface Mount
Package / Case48-LQFPLead Free Status / RoHS StatusLead free / RoHS Compliant
Other names296-27688-2  
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
Page 43/121

Download datasheet (2Mb)Embed
PrevNext
www.ti.com
Muting Main Out and AUXOUT is done using Register 6Ah. Hi-Z control for Main Out is set with Register 6Dh.
Assignable Signals to MPO Pins
Both MPO pins have the same function. The following signals can be routed to the MPOs:
DIR flags output (details of signals are described in the
DIR Interrupt Output: INT0 and INT1
B frame, serial output of channel status, user data and validity flag of DIR
GPO (general-purpose output), Hi-Z / Logical high or low
DIT biphase Output
XTI buffered Output
RECOUT0 or RECOUT1, two independent multiplexers, are provided
To use the limited pins of the PCM9211 economically, the DIR flag outputs and the GPIO are used at same time
within the number of MPIO pins assigned to DIR flags or to GPIO functions. DIR flags or GPIO can be selected
for each MPIO zone by using Registers MPASEL[1:0], MPBSEL[2:0], and MPCSEL[2:0]
To identify the pins in each MPIO group, the convention * represents 0 to 3.
When DIR flags are required on hardware pins, users should select the desired signals with Registers MPA*FLG,
MPB*FLG, and MPC*FLG.
When GPIOs are required, set the I/O direction with GIOA*DIR, GIOB*DIR, and GIOC*DIR registers. When a
GPO (general-purpose output) function is required, set the output data with Registers GPOA*, GPOB*, and
GPOC*. When a GPI (general-purpose input) function is required, the status of the pins with an assigned GPI
function is stored in the GPIA*, GPIB*, and GPIC* registers (these registers are read-only).
MPIO and MPO Assignments
The I/O function of the MPIOs and MPOs are assigned by Registers MPASEL[1:0], MPBSEL[2:0], MPCSEL[2:0],
MPO0SEL[3:0], and MPO1SEL[3:0]. The available functions are shown in
Table 12. MPIO Group A (Pin: MPIO_A0 – MPIO_A3)
MPASEL[1:0]
DIRECTION
00
IN
01
OUT
10
OUT
11
IN/ OUT
(1) MPIO_A0 to MPIO_A3 are set to Hi-Z by the MPA0HZ to MPA3HZ registers as default.
Copyright © 2010, Texas Instruments Incorporated
Flag
section)
NOTE
MPIO GROUP A FUNCTION
Biphase input (RXIN8/RXIN9/RXIN10/RXIN11)
AVR Application 1 (CLKST, VOUT, XMCKO, INT0) (default)
AVR Application 2 (SBCK, SLRCK, XMCKO, INT0)
DIR Flags output or GPIOs
Product Folder Link(s):
PCM9211
PCM9211
SBAS495 – JUNE 2010
Table 12
through
Table
16.
(1)
Submit Documentation Feedback
43