TAS3218IPZP | |
|---|---|
| Manufacturer Part Number | TAS3218IPZP |
| Description | IC DGTL AUDIO PROCESSOR 100-TQFP |
| Manufacturer | Texas Instruments |
| Type | Audio Processor |
| TAS3218IPZP datasheets |
|
Availability: By request
International delivery:
Warranty: 60 days
×
- We provide standard 60-days warranty for all parts. If warranty differs we always mention it beforehand. In case of return we cover shipping costs.
- If you still have any questions - please contact us
×
Shipping terms
- Standard delivery time differs from 5-8 business days if the supplier is a local one to 12-14 days if the suplier is from overseas. If delivery time differs it's always mentioned in our quotation.
- We ship worldwide using main international couriers like FedEx, DHL, UPS, TNT, EMS. We can also use client's freight account. Other shipping methods can be discussed. We do best to meet your needs!
Payment terms
- For new client payment term is payment in advance. At this moment we accept 3 payment methods: wire transfer, PayPal and Western Union. Credit card payment is under constrution and will be introduced soon. Escrow service is acceptable. Net terms for regular customers is not a problem. Working with us is totally safe for you.
- If you still have any questions - please contact us
Specifications of TAS3218IPZP | |||
|---|---|---|---|
| Applications | Audio routing, processing | Mounting Type | Surface Mount |
| Package / Case | 100-TQFP Exposed Pad, 100-eTQFP, 100-HTQFP, 100-VQFP | Lead Free Status / RoHS Status | Lead free / RoHS Compliant |
| Other names | 296-23686 | ||
PrevNext
TAS3218
SLES235 – JULY 2008
.......................................................................................................................................................................................................
The memory load information starts with reading the header and data information that starts at sub-address 0 of
the EEPROM. This information must be stored in a sequential memory addresses with no intervening gaps. The
Data block is contiguous blocks of data that immediately follow the headers locations. The TAS3218 memory
data can be stored and loaded in (almost) any order. Additionally this addressing scheme permits portions of the
TAS3218 internal memories to be loaded.
The TAS3218 will sequentially read EEPROM memory and load its internal memory unless it does not find a
valid memory header block, is not able to read the next memory location because the end of memory was
reached, detects a check sum error, or reads a end of program header block. When it encounters a valid header
or read error, the TAS3218 will attempt to read the header or memory location three times before it determines
that it has an error. If the TAS3218 encounters a Check Sum error it will attempt to re-read the entire block of
memory two more times before it determines that it has an error.
Once the micro program memory has been loaded, it can not be reloaded until the
TAS3218 has been RESET.
If an error is encountered TAS3218 terminates its memory load operation, loads the default configuration for both
the M8051 MCU and DSP from the embedded ROM, and disables further master I
If an end of program data block is read, the TAS3218 has completed the initial program load.
2
The I
C master mode utilizes the starting and ending I
first 16-bit data word received from the EEPROM is the I
compared against the 16-bit data word received for last subaddress, the ending I
sum that is computed during the download. These three values must be equal. If the read and computed values
do not match, the TAS3218 sets the memory read error bits in the Status register and repeats the download from
the EEPROM two more times. If the comparison check again fails the third time, the TAS3218 sets the micro
program to the default value.
2
When acting as an I
32
Submit Documentation Feedback
I2C EEPROM Memory Map
Block Header 1
Data Block 1
Block Header 2
Data Block 2
…
Block Header N
Data Block N
Figure 23. EEPROM Address Map
NOTE:
2
C check sums to verify a proper EEPROM download. The
2
C check sum at sub address 0x00, is stored and
NOTE:
C master, the data rate transfer is fixed at 375 kHz.
Product Folder Link(s):
TAS3218
www.ti.com
2
C bus operations.
2
C check sum and the check
Copyright © 2008, Texas Instruments Incorporated
Related parts for TAS3218IPZP | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
|
|
IC DGTL AUDIO PROCESSOR 100HTQFP | Texas Instruments |
|
|
|
IC DGTL AUDIO PROCESSOR 100HTQFP | Texas Instruments |
|
|
|
Audio DSPs Dig Audio SoC for multi-channel app | Texas Instruments |
|
|
|
Texas Instruments, Inc. |
|
|
|
|
Digital Audio Processor WITH Analog Interface | Texas Instruments, Inc. |
|
|
|
Digital Audio Processor With Analog Interface | Texas Instruments Incorporated |
|
|
|
IC DIGITAL AUD PROCESSOR 48-TQFP | Texas Instruments |
|
|
|
IC AUDIO PROC 28TSSOP | Texas Instruments |
|
|
|
IC AUDIO PROC 28TSSOP | Texas Instruments |
|
|
|
IC STEREO DIGITAL EQ 28-TSSOP | Texas Instruments |
|
|
|
IC DGTL AUDIO PROC 38-TSSOP | Texas Instruments |
|
|
|
IC DGTL AUDIO PROC 38-TSSOP | Texas Instruments |
|
|
|
IC AUDIO DSP 8-CH 38-HTSSOP | Texas Instruments |
|
|
|
IC AUDIO DSP 8-CH 38-HTSSOP | Texas Instruments |
|
|
|
IC DIGITAL AUD PROCESSOR 48-TQFP | Texas Instruments |
|

