TDA7502 STMicroelectronics, TDA7502 Datasheet - Page 20

IC DSP IN-CAR REMOTE AMP 44-LQFP

TDA7502

Manufacturer Part Number
TDA7502
Description
IC DSP IN-CAR REMOTE AMP 44-LQFP
Manufacturer
STMicroelectronics
Type
Audio Processorr
Datasheet

Specifications of TDA7502

Applications
Automotive Systems
Mounting Type
Surface Mount
Package / Case
44-LQFP
Device Core Size
24b
Format
Fixed Point
Clock Freq (max)
50MHz
Mips
50
Device Input Clock Speed
50MHz
Ram Size
6KB
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (min)
3.15V
Operating Supply Voltage (max)
3.45V
Operating Temp Range
-40C to 125C
Operating Temperature Classification
Automotive
Mounting
Surface Mount
Pin Count
44
Package Type
LQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TDA7502
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
TDA7502
Manufacturer:
ST
0
Part Number:
TDA7502-013TR
Manufacturer:
RCD
Quantity:
6 639
Part Number:
TDA7502-013TR
Manufacturer:
ST
0
Part Number:
TDA7502E013TR
Manufacturer:
ST
0
Functional description
6.3.8
6.3.9
20/25
Every component hooked up to the I
memory or some other complex function chip. Each of these chips can act as a receiver and
/or transmitter on its functionality.
General purpose input/output
The DSP requires a set of external general purpose input/output lines, and a reset line.
These signals are used by external devices to signal events to the DSP. The GPIO lines are
implemented as DSP's peripherals.
PLL clock oscillator
The PLL clock oscillator can accept an external clock at XTI or it can be configured to run an
internal oscillator when a crystal is connected across pins XTI & XTO. There is an input
divide block IDF (1 -> 32) at the XTI clock input and a multiply block MF (9 -> 128) in the PLL
loop. Hence the PLL can multiply the external input clock by a ratio MF/IDF to generate the
internal clock. This allows the internal clock to be within 2 MHz of any desired frequency
even when XTI is much greater than 1 MHz. It is recommended that the input clock is not
divided down to less than 1 MHz as this reduces the phase detector's update rate.
The clocks to the DSP can be selected to be either the VCO output divided by 2 to 16, or be
driven by the XTI pin directly.
The crystal oscillator and the PLL will be gated off when entering the power-down mode (by
setting a register on DSP0).
2
C bus has its own unique address whether it is a CPU,
TDA7502

Related parts for TDA7502