IC DGTL AUDIO PWM PROC 64-TQFP

TAS5508APAG

Manufacturer Part NumberTAS5508APAG
DescriptionIC DGTL AUDIO PWM PROC 64-TQFP
ManufacturerTexas Instruments
TypePWM Processor
TAS5508APAG datasheet
 


Specifications of TAS5508APAG

ApplicationsDVDMounting TypeSurface Mount
Package / Case64-TQFP, 64-VQFPFor Use WithTAS5342DDV6EVM - TAS5342DDV6EVMTAS5508-5142K7EVM - EVAL MODULE FOR TAS5508B/TAS5142TAS5508-5122C6EVM - EVAL MODULE FOR TAS5508B/TAS5122TAS5508-5121K8EVM - EVAL MODULE FOR TAS5508B/TAS5121
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names296-17475
1
2
3
4
5
6
7
8
9
10
11
Page 11
12
Page 12
13
Page 13
14
Page 14
15
Page 15
16
Page 16
17
Page 17
18
Page 18
19
Page 19
20
Page 20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
Page 18/105

Download datasheet (2Mb)Embed
PrevNext
TAS5508A
8-Channel Digital Audio PWM Processor
SLES119A – FEBRUARY 2004 – REVISED JULY 2009
2.2
TAS5508A Functional Description
Figure 1-1
shows the TAS5508A functional structure. The following sections describe the TAS5508A
functional blocks:
Power supply
Clock, PLL, and serial data interface
2
I
C serial-control interface
Device control
Digital audio processor (DAP)
2.2.1 Power Supply
The power-supply section contains supply regulators that provide analog and digital regulated power for
various sections of the TAS5508A. The analog supply supports the analog PLL, whereas digital supplies
support the digital PLL, the digital audio processor (DAP), the pulse-width modulator (PWM), and the
output control (reclocker). The regulators can also be turned off when terminals RESET and PDN are both
low.
2.2.2 Clock, PLL, and Serial Data Interface
The TAS5508A is a clocked slave-only device that requires the use of an external 13.5-MHz crystal. It
accepts MCLK, SCLK, and LRCLK as inputs only.
The TAS5508A uses the external crystal to provide a time base for:
Continuous data and clock error detection and management
Automatic data-rate detection and configuration
Automatic MCLK-rate detection and configuration (automatic bank switching)
2
Supporting I
C operation/communication while MCLK is absent
The TAS5508A automatically handles clock errors, data-rate changes, and master-clock frequency
changes without requiring intervention from an external system controller. This feature significantly
reduces system complexity and design.
2.2.2.1 Serial Audio Interface
The TAS5508A operates as a slave-only/receive-only serial data interface in all modes. The TAS5508A
has four PCM serial data interfaces to permit eight channels of digital data to be received though the
SDIN1, SDIN2, SDIN3, and SDIN4 inputs. The serial audio data is in MSB-first, 2s-complement format.
The serial data input interface of the TAS5508A can be configured in right-justified, I
modes. The serial data interface format is specified using the I
supported formats and word lengths are shown in
18
Description
2
C data-interface control register. The
Table
2-1.
Submit Documentation Feedback
www.ti.com
2
S, or left-justified