IC DGTL AUDIO PWM PROC 64-TQFP

TAS5508APAG

Manufacturer Part NumberTAS5508APAG
DescriptionIC DGTL AUDIO PWM PROC 64-TQFP
ManufacturerTexas Instruments
TypePWM Processor
TAS5508APAG datasheet
 


Specifications of TAS5508APAG

ApplicationsDVDMounting TypeSurface Mount
Package / Case64-TQFP, 64-VQFPFor Use WithTAS5342DDV6EVM - TAS5342DDV6EVMTAS5508-5142K7EVM - EVAL MODULE FOR TAS5508B/TAS5142TAS5508-5122C6EVM - EVAL MODULE FOR TAS5508B/TAS5122TAS5508-5121K8EVM - EVAL MODULE FOR TAS5508B/TAS5121
Lead Free Status / RoHS StatusLead free / RoHS CompliantOther names296-17475
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
Page 61
62
Page 62
63
Page 63
64
Page 64
65
Page 65
66
Page 66
67
Page 67
68
Page 68
69
Page 69
70
Page 70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
Page 62/105

Download datasheet (2Mb)Embed
PrevNext
TAS5508A
8-Channel Digital Audio PWM Processor
SLES119A – FEBRUARY 2004 – REVISED JULY 2009
4.7.9 Volume Control
Control signal parameters over recommended operating conditions (unless otherwise noted)
PARAMETER
Maximum attenuation before mute
Maximum gain
Maximum volume before the onset of clipping
PSVC range
PSVC rate
PSVC modulation
PSVC quantization
PSVC PWM modulation limits
4.8
Serial Audio Interface Control and Timing
2
4.8.1 I
S Timing
2
I
S timing uses LRCLK to define when the data being transmitted is for the left channel and when it is for the
right channel. LRCLK is low for the left channel and high for the right channel. A bit clock running at 64
used to clock in the data. From the time the LRCLK signal changes state to the first bit of data on the data lines
is a delay of one bit clock. The data is written MSB first and is valid on the rising edge of the bit clock. The
TAS5508A masks unused trailing data bit positions.
2
2-Channel I S (Philips Format) Stereo Input
32 Clks
LRCLK (Note Reversed Phase)
Left Channel
SCLK
MSB
24-Bit Mode
23 22
9
8
5
4
20-Bit Mode
19 18
5
4
1
0
16-Bit Mode
15 14
1
0
62
Electrical Specifications
TEST CONDITIONS
Individual volume, master volume, or a
combination of both
Individual volume, master volume
0-dB input, any modulation limit
PSVC enabled
PSVC range = 24 dB
SCLK
LSB
MSB
1
0
23 22
19 18
15 14
2
Figure 4-9. I
S 64-f
Format
S
www.ti.com
MIN
MAX
–127
18
0
12, 18, or 24
f
S
Single sided
2048
6%
95%
(120 : 2048)
(1944 : 2048)
32 Clks
Right Channel
9
8
5
4
1
0
5
4
1
0
1
0
Submit Documentation Feedback
UNIT
dB
dB
dB
dB
Steps
dB
f
is
S
LSB
T0034-01